Novel board level drop test simulation using implicit transient analysis with input-G method

被引:59
作者
Luan, JE [1 ]
Tee, TY [1 ]
机构
[1] STMicroelect, Singapore 319521, Singapore
来源
6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004) | 2004年
关键词
D O I
10.1109/EPTC.2004.1396693
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In recent several years, there are many efforts to study the reliability performance of IC package under drop impact loading by numerical modeling. Most of the models utilize LS-DYNA or ABAQUS types of explicit solvers. However, there is a lack of efficient implicit model for the organization without access to explicit solvers. This paper presents a novel non-linear transient dynamics model with implicit algorithm for board level drop test modeling using conventional finite element modeling framework such as ANSYS implicit solver. According to the JEDEC board level drop test standard, the impact pulse is compulsorily monitored during drop test qualification of components. This impact pulse includes the effects of velocity before and after impact, and the effects of contact surface and material, as well as drop tester's characteristics such as friction of guiding rods, which are too complicated to be simulated by conventional free-fall model. In this paper, a lumped model with one degree of freedom mass-spring-damping system is proposed to describe the dynamic behaviors of PCB assembly under drop impact. Based on this model, the Input-G method using implicit transient dynamic analysis is derived and proven both theoretically and numerically. This method is more accurate and much faster, and bypasses many technical difficulties in conventional free-fall drop model such as adjusting the parameters of contact surfaces, defining contact type, and etc. The model established has good correlation with experimental measurement of dynamic strain, PCB center displacement, and vibration frequency as observed in actual drop test. This implicit method is comparable with explicit method developed in previous study in terms of solution time and accuracy. Its solution time is about 30% longer than explicit Input-G method, but much shorter than explicit free-fall model and implicit free-fall model. It is a good cost-saving alternative for organizations without access to explicit solver to perform drop test simulation.
引用
收藏
页码:671 / 677
页数:7
相关论文
共 10 条
[1]   Free drop test simulation for portable IC package by implicit transient dynamics FEM [J].
Irving, S ;
Liu, Y .
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, :1062-1066
[2]  
JEDEC, 2003, Report No. JESD22-B111
[3]   Modal analysis and dynamic responses of board level drop test [J].
Luan, JE ;
Tee, TY ;
Pek, E ;
Lim, CT ;
Zhong, ZW .
PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, :233-243
[4]  
SOGO T, 2001, ICEP C P JAP, P369
[5]  
*SWANS AN SYST INC, 2004, ANSYS THEOR MAN
[6]   Advanced experimental and simulation techniques for analysis of dynamic responses during drop impact [J].
Tee, TY ;
Luan, JE ;
Pek, E ;
Lim, CT ;
Zhong, ZW .
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, :1088-1094
[7]   Board level drop test and simulation of TFBGA packages for telecommunication applications [J].
Tee, TY ;
Ng, HS ;
Lim, CT ;
Pek, E ;
Zhong, ZW .
53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, :121-129
[8]   Drop/impact simulation and test validation of telecommunication products [J].
Wu, J ;
Song, GS ;
Yeh, CP ;
Wyatt, K .
ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, :330-336
[9]  
WU J, 2000, 6 INT LSDYNA US C P
[10]  
Zhu L., 2001, INTERPACK C P