Optical implementation of flip-flops using single-LCD panel

被引:86
|
作者
Datta, Asit K.
Munshi, Soumika
机构
[1] Univ Calcutta, Dept Appl Opt & Photon, Kolkata 700009, W Bengal, India
[2] Instrument Res & Dev Estab, Dehra Dun 248008, Uttar Pradesh, India
来源
OPTICS AND LASER TECHNOLOGY | 2008年 / 40卷 / 01期
关键词
flip-flops; three-input coding; optical shadow casting architecture;
D O I
10.1016/j.optlastec.2007.04.006
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A novel scheme for implementation of flip-flop operations in a hybrid optical architecture using a single-LCD panel is proposed. Since flip-flops are sequential logic elements, the present inputs along with the previous output determine the present output state. In the proposed system, the previous state is considered as the third input to the system and three inputs are spatially coded and superimposed. A light source array projects an output binary pattern, which is decoded using a specially designed decoding mask so that both the present output Q and its complement (Q) over bar are obtained simultaneously. The switching modes of the light sources in the array decide the operation of S-R, J-K, T and D flip-flops in a single architecture. (c) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [1] Single Event Transient Suppressor for Flip-Flops
    She, Xiaoxuan
    Li, N.
    Carlson, R. Mariad
    Erstad, D. Oliswy
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (04) : 2344 - 2348
  • [2] Single electron encoded latches and flip-flops
    Lageweg, C
    Cotofanå, S
    Vassiliadis, S
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (02) : 237 - 248
  • [3] A NEW ECONOMICAL IMPLEMENTATION FOR SCANNABLE FLIP-FLOPS IN MOS
    BHAVSAR, DK
    IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (03): : 52 - 56
  • [4] SCAN DESIGN USING STANDARD FLIP-FLOPS
    REDDY, SM
    DANDAPANI, R
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (01): : 52 - 54
  • [5] FUZZY JK FLIP-FLOPS AS COMPUTATIONAL STRUCTURES - DESIGN AND IMPLEMENTATION
    DIAMOND, J
    PEDRYCZ, W
    MCLEOD, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (03): : 215 - 226
  • [6] NEW ECONOMICAL IMPLEMENTATION FOR SCANNABLE FLIP-FLOPS IN MOS.
    Bhavsar, Dilip K.
    IEEE Design and Test of Computers, 1986, 3 (03): : 52 - 56
  • [7] REDUCED IMPLEMENTATION OF D-TYPE DET FLIP-FLOPS
    GAGO, A
    ESCANO, R
    HIDALGO, JA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) : 400 - 402
  • [9] Design of Flip-Flops Using Reversible DR Gate
    Rao, Anurag Govind
    Dwivedi, Anil Kumar Dhar
    APPLICATIONS OF ARTIFICIAL INTELLIGENCE TECHNIQUES IN ENGINEERING, VOL 2, 2019, 697 : 223 - 237
  • [10] SYNTHESIS OF SEQUENTIAL SYSTEMS USING DV FLIP-FLOPS
    MANUKHYAN, EM
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1983, 37-8 (04) : 76 - 78