On-chip interconnection networks of the trips chip

被引：63

作者：

Gratz, Paul ^{[1
]}

Kim, Changkyu

Sankaralingam, Karthikeyan

Hanson, Heather

Shivakumar, Premkishore

Keckler, Stephen W.

Burger, Doug

机构：

[1] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA

[2] Univ Wisconsin, Madison, WI USA

来源：

IEEE MICRO | 2007年 / 27卷 / 05期

关键词：

Communication; Distributed architectures; Distributed processing; Interconnection networks; Multicore architectures; Networking; On-chip interconnection networks; Packet switching; Packet-switching networks;

D O I：

10.1109/MM.2007.4378782

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The trips chip prototypes two networks on chip to demonstrate the viability of a routed interconnection fabric for memory and operand traffic. In a 170million-transistor custom asic chip, these nocs provide system performance within 28 percent of ideal noncontended networks at a cost of 20 percent of the die area. Our experience shows that nocs are area-and complexity-efficient means of providing high-bandwidth, low-latency on-chip communication.

引用

页码：41 / 50

页数：10

共 50 条

[1] Benchmarking of on-chip interconnection networks
Wiklund, D
Sathe, S
Liu, D
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
[2] Research challenges for on-chip interconnection networks
Owens, John D.
Dally, William J.
Ho, Ron
Jayasimha, D. N.
Keckler, Stephen W.
Peh, Li-Shiuan
IEEE MICRO, 2007, 27 (05) : 96 - 108
[3] EVALUATION OF ON-CHIP STATIC INTERCONNECTION NETWORKS
MAZUMDER, P
IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (03) : 365 - 369
[4] An Analysis of On-Chip Interconnection Networks for Large-Scale Chip Multiprocessors
Sanchez, Daniel
Michelogiannakis, George
Kozyrakis, Christos
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)
[5] Route packets, not wires: On-chip interconnection networks
Dally, WJ
Towles, B
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 684 - 689
[6] EVALUATION OF ON-CHIP STATIC INTERCONNECTION NETWORKS.
Mazumder, Pinaki
IEEE Transactions on Computers, 1987, C-36 (03) : 365 - 369
[7] Silicon photonic on-chip optical interconnection networks
Bergman, Keren
2007 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2007, : 470 - 471
[8] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
Lee, KM
Lee, SJ
Yoo, HJ
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456
[9] Design and evaluation of ZMesh topology for on-chip interconnection networks
Prasad, N.
Mukherjee, Priyajit
Chattopadhyay, Santanu
Chakrabarti, Indrajit
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 113 : 17 - 36
[10] Design and impelementation of a routing switch for on-chip interconnection networks
Chi, HC
Chen, JH
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 392 - 395

← 1 2 3 4 5 →