共 25 条
[1]
[Anonymous], MICROELECTRONICS PAC
[2]
[Anonymous], 1995, BALL GRID ARRAY TECH
[3]
BINDRA A, 1999, ELECT DESIGN 0517, P52
[4]
BROWNELL DL, 1974, SOLDER BUMP FLIP CHI, P77
[5]
CLATTERBAUGH G, 1985, DESIGN OPTIMATION RE, P31
[6]
ERICKSEN T, 1997, POWER SYSTEM WORLD
[7]
FERREIRA JA, 1997, P IEEE APPL POW EL C, V1, P419
[8]
FISHER R, 1995, IEEE APPL POW EL C P
[9]
GIBSON B, 1990, SURFACE MOUNT TECHNO, P23
[10]
An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures
[J].
IEEE TRANSACTIONS ON ADVANCED PACKAGING,
1999, 22 (02)
:136-144