Thread-level Value Speculation for Image-processing Applications

被引:1
作者
Wu, Jun-Si
Sheiue, Yuan-Fu
Chen, Peng-Sheng [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan
来源
2015 44TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS | 2015年
关键词
Speculation; Parallelization; Thread; Multi-core Processors;
D O I
10.1109/ICPPW.2015.19
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Thread-level speculation (TLS) is a technique used to aggressively exploit the parallelism of a program at runtime. In this paper, we develop a programming model for software-based, thread-level value speculation that can be used for image processing. The proposed technique allows users to leverage thread-level value speculation to parallelize programs step-by-step. The whole implementation is built upon the POSIX (Portable Operating System Interface of UNIX) thread library. The experimental results show that the proposed programming model can generate performance benefits for the tested benchmark programs.
引用
收藏
页码:74 / 80
页数:7
相关论文
共 12 条
[1]  
[Anonymous], 2009, PEARSON ED INDIA
[2]   Design space exploration of a software speculative parallelization scheme [J].
Cintra, M ;
Llanos, DR .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (06) :562-576
[3]  
Dajoz R., 2003, Precis d'ecologie, V7eme
[4]  
Fan X., 2012, TRUSTCOM 12, P1912
[5]  
OpenMP Architecture Review Board, 2011, INTERFACE
[6]  
Pickett ChristopherJ. F., 2005, PASTE 05, P59
[7]  
PICKETT CJF, 2007, OOPSLA 07 COMP 22 AC, P929
[8]  
Raman A, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P65
[9]   Decoupled software pipelining with the synchronization array [J].
Rangan, R ;
Vachharajani, N ;
Vachharajani, M ;
August, DI .
13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, 2004, :177-188
[10]  
Tian C., 2010, ISMM 10, P63