Low-power 200-Msps, area-efficient, five-tap programmable FIR filter

被引：11

作者：

Moloney, D ^{[1
]}

O'Brien, J

O'Rourke, E

Brianti, F

机构：

[1] Silicon Syst Design Ltd, Dublin 2, Ireland

[2] SGS Thomson Microelect, San Jose, CA 95110 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1998年 / 33卷 / 07期

关键词：

BiCMOS; booth recoding; FIR; 4 : 2 compressor; hard-disk drive; multiplier; partial product; Wallace tree;

D O I：

10.1109/4.701282

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A two-sample per cycle, programmable five-tap, area-efficient finite-impulse response (FLR) filter for hard-disk drive PRML read channels is presented. The design is optimized for low power, achieving a figure of 6.25 mu W/MHz [6] with a gate density of 2.3 K, by a combination of algorithmic, architectural, circuit-level, and layout techniques.

引用

页码：1134 / 1138

页数：5

共 13 条

[1]

ABBOTT W, 1994, INT SOL STAT CIRC C, P284

[2]

Belleville M., 1991, ESSCIRC '91. Seventeenth European Solid State Circuits Conference. Proceedings, P149

[3] A PRML SYSTEM FOR DIGITAL MAGNETIC RECORDING [J].

CIDECIYAN, RD ;

DOLIVO, F ;

HERMANN, R ;

HIRT, W ;

SCHOTT, W .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1992, 10 (01) :38-56

[4]

CIOFFI JM, 1990, IEEE COMMUN MAG FEB, P14

[5]

KI H, 1997, ESSCIRC 97 C P SEPT, P312

[6]

MITA S, 1996, ISSCC, P62

[7]

NAGAMATSU M, 1989, IEEE CICC P

[8] A SUB-10-NS 16X16 MULTIPLIER USING 0.6-MU-M CMOS TECHNOLOGY [J].

OOWAKI, Y ;

NUMATA, K ;

TSUCHIYA, K ;

TSUDA, K ;

TAKATO, H ;

TAKENOUCHI, N ;

NITAYAMA, A ;

KOBAYASHI, T ;

CHIBA, M ;

WATANABE, S ;

OHUCHI, K ;

HOJO, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :762-767

[9]

PEARSON D, 1995, IEEE ISSCC, P80

[10]

TAN LK, 1995, IEEE J SOLID-ST CIRC, V30, P193, DOI 10.1109/4.364432

← 1 2 →