Controlling event spacing in self-timed rings

被引:5
作者
Zebilis, V
Sotiriou, CP
机构
来源
11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS | 2005年
关键词
D O I
10.1109/ASYNC.2005.16
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Prior research in event spacing has identified two effects which contribute to the phenomenon of bursting events in self-timed systems, namely the Charlie and the Drafting effects. In this paper we attempt to further the understanding of these effects by presenting an analysis of their magnitude for a range of asynchronous handshaking controller implementations. The main contribution of this work is to demonstrate that event spacing irregularities are not an inherent property of self-timed circuits, but can be controlled by careful circuit design. We demonstrate that bursting effects are indeed dependent on the specific implementation of the handshaking circuits used in an asynchronous system, by showing that the magnitude of the Charlie and Drafting effects is implementation-dependent. We also explain how both of these effects can be mitigated by altering the electrical characteristics of the circuit implementation.
引用
收藏
页码:109 / 115
页数:7
相关论文
共 10 条
[1]   Handshake protocols for de-synchronization [J].
Blunno, I ;
Cortadella, J ;
Kondratyev, A ;
Lavagno, L ;
Lwin, K ;
Sotiriou, C .
10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2004, :149-158
[2]   Asynchronous design by conversion: Converting synchronous circuits into asynchronous ones [J].
Branover, A ;
Kol, R ;
Ginosar, R .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :870-875
[3]  
Cortadella J., 2003, PROC INT WORKSHOP LO, P294
[4]   Predicting performance of micropipelines using Charlie diagrams [J].
Ebergen, JC ;
Fairbanks, S ;
Sutherland, IE .
ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, :238-246
[5]   Analog micropipeline rings for high precision timing [J].
Fairbanks, S ;
Moore, S .
10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2004, :41-50
[6]   Four-phase micropipeline latch control circuits [J].
Furber, SB ;
Day, P .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) :247-253
[7]  
SPARSO J, 2001, PRINCPILES ASYNCHROU
[8]  
Sutherland I., 1999, Logical effort: designing fast CMOS circuits
[9]  
Winstanley AJ, 2002, INT SYMP ASYNCHRON C, P47
[10]  
WINSTANLEY AJ, 2001, P 11 ADV RES WORK C