Hot carrier reliability for 0.13μm CMOS technology with dual gate oxide thickness

被引：17

作者：

Lin, C ^{[1
]}

Biesemans, S ^{[1
]}

Han, LK ^{[1
]}

Houlihan, K ^{[1
]}

Schiml, T ^{[1
]}

Schruefer, K ^{[1
]}

Wann, C ^{[1
]}

Chen, J ^{[1
]}

Mahnkopf, R ^{[1
]}

机构：

[1] Infineon Technol, Hopewell Jct, NY 12533 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年

关键词：

D O I：

10.1109/IEDM.2000.904276

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Different PMOS hot carrier degradation mechanisms are observed in a 0.13 mum CMOS technology with ultra-thin gate oxide. Surprisingly, the gate voltage plays a significant role in total Idsat degradation, even at low temperature (40 degreesC). Hole trapping instead of electron trapping is observed under max Idsat degradation condition for PMOS. It is also shown that nitrogen affects NMOS and PMOS hot carrier degradation differently.

引用

页码：135 / 138

页数：4

共 50 条

[41] Designing in device reliability during the development of high-performance CMOS logic technology to 0.13μm
Nayak, D
Hao, MY
Hijab, R
1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 42 - 44
[42] Optimization of pre-gate clean technology for a 0.35 mu m dual-oxide/dual-voltage CMOS process
Brugge, HB
Karnett, MP
deMuizon, E
Zhou, JR
Page, A
Vines, LB
Haby, BJ
MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 52 - 60
[43] Impacts of HF etching on ultra-thin core gate oxide integrity in dual gate oxide CMOS technology
Lee, DY
Lin, HC
Chen, CL
Huang, TY
Wang, TH
Lee, TL
Chen, SC
Liang, MS
2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 77 - 80
[44] Reduced hot-carrier induced degradation of NMOS I/O transistors with sub-micron source-drain diffusion length for 0.11-μm dual gate oxide CMOS technology
See, KS
Lau, WS
Toh, SL
Liao, H
Lee, JG
Li, K
Quek, EKB
Tee, KC
Chan, LH
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2125 - 2131
[45] Reliability investigation of NLDEMOS in 0.13μm SOICMOS technology
Lachenal, D.
Rey-tauriac, Y.
Boissonnet, L.
Bravaix, A.
2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 593 - +
[46] Hot carrier reliability simulation for CMOS analog circuits
Pressecq, F
Noullet, JL
Bordonado, B
EECC'97 - PROCEEDINGS OF THE THIRD ESA ELECTRONIC COMPONENTS CONFERENCE, 1997, 395 : 345 - 350
[47] Reliability Challenges for CMOS Technology Qualifications With Hafnium Oxide/Titanium Nitride Gate Stacks
Kerber, Andreas
Cartier, Eduard Albert
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (02) : 147 - 162
[48] The effect of remote plasma nitridation on the integrity of the ultrathin gate dielectric films in 0.13 μm CMOS technology and beyond
Ting, SF
Fang, YK
Chen, CH
Yang, CW
Hsieh, WT
Ho, JJ
Yu, MC
Jang, SM
Yu, CH
Liang, MS
Chen, S
Shih, R
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (07) : 327 - 329
[49] Parasitic conduction in a 0.13 μm CMOS technology at low temperature
Mercha, A
Rafi, JM
Simoen, E
Augendre, E
Claeys, C
JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 61 - 64
[50] Design and implementation of video DAC in 0.13μm CMOS technology
Ionascu, C
Burdia, D
SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 381 - 384

← 1 2 3 4 5 →