Hot carrier reliability for 0.13μm CMOS technology with dual gate oxide thickness

被引：17

作者：

Lin, C ^{[1
]}

Biesemans, S ^{[1
]}

Han, LK ^{[1
]}

Houlihan, K ^{[1
]}

Schiml, T ^{[1
]}

Schruefer, K ^{[1
]}

Wann, C ^{[1
]}

Chen, J ^{[1
]}

Mahnkopf, R ^{[1
]}

机构：

[1] Infineon Technol, Hopewell Jct, NY 12533 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年

关键词：

D O I：

10.1109/IEDM.2000.904276

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Different PMOS hot carrier degradation mechanisms are observed in a 0.13 mum CMOS technology with ultra-thin gate oxide. Surprisingly, the gate voltage plays a significant role in total Idsat degradation, even at low temperature (40 degreesC). Hole trapping instead of electron trapping is observed under max Idsat degradation condition for PMOS. It is also shown that nitrogen affects NMOS and PMOS hot carrier degradation differently.

引用

页码：135 / 138

页数：4

共 50 条

[31] Effects of Fe Contamination on the Reliability of Gate Oxide Integrity in Advanced CMOS Technology
Wang, Fan
Fang, Minghai
Yu, Peng
Zhou, Wenbin
Cao, Kaiwei
Xie, Zhen
Liu, Xiangze
Yan, Feng
Ji, Xiaoli
ELECTRONICS, 2024, 13 (12)
[32] Implementation of MCML universal logic gate for 10 GHz-range in 0.13 μm CMOS technology
Khabiri, S
Shams, M
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 653 - 656
[33] Hot-carrier-induced circuit degradation for 0.18 μm CMOS technology
Li, W
Li, Q
Yuan, JS
McConkey, J
Chen, Y
Chetlur, S
Zhou, J
Oates, AS
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 284 - 289
[34] Hot Carrier Reliability Improvement of Thicker Gate Oxide nFET Devices in Advanced FinFETs
Mahmud, M. Iqbal
Gupta, A.
Toledano-Luque, M.
Mavilla, N.
Johnson, J.
Srinivasan, P.
Zainuddin, A.
Rao, S.
Cimino, S.
Min, B.
Nigam, T.
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
[35] CMOS RF and DC reliability subject to hot carrier stress and oxide soft breakdown
Xiao, EJ
Yuan, JS
Yang, H
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) : 92 - 98
[36] Reliability limits for the gate insulator in CMOS technology
Stathis, JH
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) : 265 - 286
[37] ANALYSIS ON GATE-OXIDE THICKNESS DEPENDENCE OF HOT-CARRIER-INDUCED DEGRADATION IN THIN-GATE OXIDE NMOSFETS
TOYOSHIMA, Y
IWAI, H
MATSUOKA, F
HAYASHIDA, H
MAEGUCHI, K
KANZAKI, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (06) : 1496 - 1503
[38] Novel titanium salicide technology for 0.25 mu m dual gate CMOS
Kotaki, H
Nakano, M
Kakimoto, S
Uda, K
Sato, Y
SHARP TECHNICAL JOURNAL, 1995, (63): : 38 - 43
[39] Gate oxide reliability and deuterated CMOS processing
Hof, AJ
Kovalgin, A
van Schaijk, R
Baks, WM
Schmitz, J
2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 7 - 10
[40] Hot carrier Hall devices in CMOS technology
Janossy, B
Haddab, Y
Villiot, JM
Popovic, RS
SENSORS AND ACTUATORS A-PHYSICAL, 1998, 71 (03) : 172 - 178

← 1 2 3 4 5 →