Thermal Management in 3-D Integrated Circuits with Graphene Heat Spreaders

被引：25

作者：

Barua, A. ^{[1
]}

Hossain, Md S. ^{[1
]}

Masood, K. I. ^{[1
]}

Subrina, S. ^{[1
]}

机构：

[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1000, Bangladesh

来源：

INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE | 2012年 / 25卷

关键词：

Graphene; Heat spreaders; Heat conduction; Thermal resistance; Thermal management; 3-D chip; PERFORMANCE;

D O I：

10.1016/j.phpro.2012.03.089

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this paper, we performed thermal analysis in three-dimensional (3-D) chip built on silicon-on insulator substrate. Since heat dissipation is one of the most serious issues in 3-D electronics, efficient thermal management is necessary for reliable and efficient circuit operation. 3-D finite element analysis was used to study the feasibility of the use of graphene in thermal management of 3-D integrated circuits. The simulation results showed that the incorporation of graphene heat spreaders lower the maximum temperature of the chip. We calculated the equivalent thermal resistance for different design schemes and found that larger thermal resistance cause higher temperature rise within the chip. The maximum temperature rise of the chip was studied as a function of dissipated power across the channels and interconnects and thermal conductivity of few-layer graphene. The simulation results are important for the thermal management of three-dimensional integrated circuits and next generation electronics. (C) 2012 Published by Elsevier B.V. Selection and/or peer-review under responsibility of Garry Lee

引用

页码：311 / 316

页数：6

共 21 条

[1] Superior thermal conductivity of single-layer graphene [J].

Balandin, Alexander A. ;

Ghosh, Suchismita ;

Bao, Wenzhong ;

Calizo, Irene ;

Teweldebrhan, Desalegne ;

Miao, Feng ;

Lau, Chun Ning .

NANO LETTERS, 2008, 8 (03) :902-907

[2] 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].

Banerjee, K ;

Souri, SJ ;

Kapur, P ;

Saraswat, KC .

PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633

[3] Intrinsic and extrinsic performance limits of graphene devices on SiO2 [J].

Chen, Jian-Hao ;

Jang, Chaun ;

Xiao, Shudong ;

Ishigami, Masa ;

Fuhrer, Michael S. .

NATURE NANOTECHNOLOGY, 2008, 3 (04) :206-209

[4] Thermal via planning for 3-D ICs [J].

Cong, J ;

Zhang, Y .

ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, :745-752

[5]

Ghosh S., 2008, Applied Physics Letters, P92

[6]

Ghosh S, 2010, NAT MATER, V9, P555, DOI [10.1038/NMAT2753, 10.1038/nmat2753]

[7]

Im S., 2003, IEEE INT EL DEV M IE, P727

[8] Challenges for 3D IC integration:: bonding quality and thermal management [J].

Leduc, Patrick ;

de Crecy, Francois ;

Fayolle, Murielle ;

Charlet, Barbara ;

Enot, Thierry ;

Zussy, Marc ;

Jones, Bob ;

Barbe, Jean-Charles ;

Kernevez, Nelly ;

Sillon, Nicolas ;

Maitrejean, Sylvain ;

Louis, Didier ;

Passemard, Gerard .

PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, :210-+

[9]

MAUTRY PG, 1990, ICMTS 1990, P221, DOI 10.1109/ICMTS.1990.67907

[10]

McDaid L.I., 1991, PROC 1991 IEEE INT S, P28

← 1 2 3 →