A 256-point Analog Discrete-Time FFT

被引：0

作者：

Kleine, Kaleb ^{[1
]}

Reed, Jeffrey H. ^{[1
]}

Michaels, Alan J. ^{[1
]}

机构：

[1] Virginia Tech, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA

来源：

2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2020年

关键词：

analog; discrete-time; Fast Fourier Transform; FFT; DECODER;

D O I：

10.1109/mwscas48704.2020.9184511

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In support of future multi-carrier waveforms, this paper presents the design and simulation of a differential complex-valued 256-point analog discrete-time Fast Fourier Transform (FFT). A four-stage radix-4 decimation-in-time architecture was used, allowing the structure to be scaled to FFT sizes with thousands of points. Being high speed and having a large bin count makes this FFT a practical front end receiver component for waveforms that rely on the FFT, such as Orthogonal Frequency Division Multiplexing (OFDM) and future 5G waveforms like cyclic prefix OFDM (CP-OFDM). The FFT architecture was simulated using IBM's 32nm Silicon-on-Insulator (SOI) process, and the results are compared to other published analog discrete-time FFTs.

引用

页码：966 / 969

页数：4

共 50 条

[11] A low multiplier and multiplication costs 256-point FFT implementation with simplified radix-24 SDF architecture
Fan, Chih-Peng
Lee, Mau-Shih
Su, Guo-An
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1935 - +
[12] On the effect of analog noise in discrete-time analog computations
Maass, W
Orponen, P
NEURAL COMPUTATION, 1998, 10 (05) : 1071 - 1095
[13] On the effect of analog noise in discrete-time analog computations
Maass, W
Orponen, P
ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 9: PROCEEDINGS OF THE 1996 CONFERENCE, 1997, 9 : 218 - 224
[14] Computing the discrete-time "analytic" signal via FFT
Marple, SL
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (09) : 2600 - 2603
[15] Computing the discrete-time 'analytic' signal via FFT
Marple, SL
THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1322 - 1325
[16] A 256-Point Dataflow Scheduling 2x2 MIMO FFT/IFFT Processor for IEEE 802.16 WMAN
Yuan, Fang-Li
Lin, Yi-Hsien
Wu, Chih-Feng
Shiue, Muh-Tian
Wang, Chorng-Kuang
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 305 - +
[17] TACTILE SENSOR TUCKS A 256-POINT ARRAY INTO A ROBOTS PALM
ALLEN, R
ELECTRONIC DESIGN, 1985, 33 (11) : 45 - 46
[18] A 256-POINT DISCRETE FOURIER-TRANSFORM PROCESSOR FABRICATED IN A 2-MU-M NMOS TECHNOLOGY
VANMEERBERGEN, JL
VANWYK, FJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 604 - 609
[19] POTENTIAL ANALOG FOR DISCRETE-TIME NETWORKS/S
ARORA, K
INTERNATIONAL JOURNAL OF ELECTRONICS, 1977, 42 (03) : 303 - 307
[20] ANALOG DISCRETE-TIME FILTER FOR SPEECH SYNTHESIS
STRUBE, HW
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1977, 25 (01): : 50 - 55

← 1 2 3 4 5 →