Energy Efficient Tri-State CNFET Ternary Logic Gates

被引:4
作者
Tabrizchi, Sepehr [1 ]
Sharifi, Fazel [2 ]
Badawy, Abdel-Hameed [3 ]
机构
[1] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran
[2] Grad Univ Adv Technol, Dept Elect & Comp Engn, Kerman, Iran
[3] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA
关键词
Multiple-valued logic (MVL); CNFET; energy-efficiency; nano-electronics; ternary logic; adder; ALU; TRANSISTORS INCLUDING NONIDEALITIES; COMPACT SPICE MODEL; CARBON NANOTUBES; 3-VALUED LOGIC; DESIGN; CMOS; CIRCUITS; MOS; ROBUST; POWER;
D O I
10.1142/S0219581X22500247
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Power consumption and especially leakage power are the main concerns of nano MOSFET technology. On the other hand, binary circuits face a huge number of interconnection wires, which results in power dissipation and area. Researchers introduced emerging nanodevices and multiple-valued logic (MVL) as two feasible solutions to overcome the challenges mentioned above. Carbon nanotube field-effect transistor (CNFET) is one of the emerging technologies that has some unique properties and advantages over MOSFET, such as adjusting the carbon nanotube (CNT) diameters to have the desired threshold voltage and have the same mobility as P-FET and N-FET transistors. In this paper, we present a novel method for designing ternary logic circuits based on CNFETs. Each of our designed logic circuits implements a logic function and its complementary via a control signal. Also, these circuits have a high impedance state, which saves power while the circuits are not in use. Moreover, we designed a two-digit adder/subtractor and a power-efficient ternary logic arithmetic logic unit (ALU) based on the proposed gates. The proposed ternary circuits are simulated using HSPICE via standard 32 nm CNFET technology. The simulation results indicate the designs' correct operation under different process, voltage, and temperature (PVT) variations. Also, simulation results show that the two-digit adder/subtractor using our proposed gates has 12X and 5X lower power consumption and power-delay product (PDP), respectively, compared to previous designs.
引用
收藏
页数:11
相关论文
共 35 条
[1]   Digital logic gate using quantum-dot cellular automata [J].
Amlani, I ;
Orlov, AO ;
Toth, G ;
Bernstein, GH ;
Lent, CS ;
Snider, GL .
SCIENCE, 1999, 284 (5412) :289-291
[2]   Novel voltage-mode CMOS quaternary logic design [J].
da Silva, Ricardo Cunha G. ;
Boudinov, Henri ;
Carro, Luigi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) :1480-1483
[3]  
Datla S. R. R., 2010, MULTIPLE VALUED LOGI, P128
[4]   Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors [J].
Deng, Guoqing ;
Chen, Chunhong .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (09) :1573-1582
[5]  
Deng J., 2007, THESIS STANFORD U
[6]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3195-3205
[7]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3186-3194
[8]  
Dubrova E., 1999, Proceedings '99. 17th NORCHIP Conference, P340
[9]   DEPLETION ENHANCEMENT CMOS FOR A LOW-POWER FAMILY OF 3-VALUED LOGIC-CIRCUITS [J].
HEUNG, A ;
MOUFTAH, HT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :609-616
[10]  
HURST SL, 1984, IEEE T COMPUT, V33, P1160, DOI 10.1109/TC.1984.1676392