STUDY ON WAFER EDGE TEST WITH OPTIMIZED TEST SOLUTION

被引:0
作者
Zhang, Yuxiang [1 ]
Zhu, Yuanyuan [1 ]
Zeng, Zhimin [1 ]
机构
[1] Shanghai Huahong Grace Semicond Mfg Corp, Shanghai 201206, Peoples R China
来源
2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020) | 2020年
关键词
wafer edge; ugly dice; test optimization;
D O I
10.1109/cstic49141.2020.9282407
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the increase of the process complexity, the layered problem of stack film on wafer edge, especially on ugly dice (incomplete dice), is becoming more and more serious, and ultimately affect the test yield. Therefore, improving the wafer edge process becomes more and more important to enhance the yield and test stability. On the other hand, we need to optimize the test scheme to bypass the ugly dice or to improve the tolerance of the ugly dice. This paper will focus on the test optimization. Several approaches will be discussed, and some corresponding suggestions for improvement are put forward.
引用
收藏
页数:2
相关论文
共 50 条
  • [41] TITAN: Test Suite Optimization for Highly Configurable Software
    Marijan, Dusica
    Liaaen, Marius
    Gotlieb, Arnaud
    Sen, Sagar
    Ieva, Carlo
    2017 10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION (ICST), 2017, : 524 - 531
  • [42] Fault Diagnosis Using Test Primitives in Random Access Memories
    Al-Ars, Zaid
    Hamdioui, Said
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 403 - 408
  • [43] Integrated Pairwise Testing based Genetic Algorithm for Test Optimization
    Swathi, Baswaraju
    Tiwari, Harshvardhan
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (04) : 144 - 150
  • [44] Stratified random sampling for neural network test input selection
    Wu, Zhuo
    Wang, Zan
    Chen, Junjie
    You, Hanmo
    Yan, Ming
    Wang, Lanjun
    INFORMATION AND SOFTWARE TECHNOLOGY, 2024, 165
  • [45] sOrTES: A Supportive Tool for Stochastic Scheduling of Manual Integration Test Cases
    Tahvili, Sahar
    Pimentel, Rita
    Afzal, Wasif
    Ahlberg, Marcus
    Fornander, Eric
    Bohlin, Markus
    IEEE ACCESS, 2019, 7 : 12928 - 12946
  • [46] Interoperability test suite derivation for the ATM/B-ISDN signaling protocol
    Shin, J
    Kang, S
    TESTING OF COMMUNICATING SYSTEMS, 1998, : 313 - 330
  • [47] Optimal Reduction in the Number of Test Vectors for Soft Processor Cores Implemented in FPGA
    Wegrzyn, Mariusz
    Jamro, Ernest
    Dabrowska-Boruch, Agnieszka
    Wiatr, Kazimierz
    ELECTRONICS, 2021, 10 (20)
  • [48] Search-Based Selection and Prioritization of Test Scenarios for Autonomous Driving Systems
    Lu, Chengjie
    Zhang, Huihui
    Yue, Tao
    Ali, Shaukat
    SEARCH-BASED SOFTWARE ENGINEERING (SSBSE 2021), 2021, 12914 : 41 - 55
  • [49] Selective Sensitization of Useless Sneak-Paths for Test Optimization in Memristor-Arrays
    Mondal, Manobendra Nath
    Sur-Kolay, Susmita
    Bhattacharya, Bhargab B.
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 383 - 388
  • [50] A Non-Pheromone based Intelligent Swarm Optimization Technique in Software Test Suite Optimization
    Mala, D. Jeya
    Kamalapriya, M.
    Shobana, R.
    Mohan, V.
    IAMA: 2009 INTERNATIONAL CONFERENCE ON INTELLIGENT AGENT & MULTI-AGENT SYSTEMS, 2009, : 188 - 192