STUDY ON WAFER EDGE TEST WITH OPTIMIZED TEST SOLUTION

被引:0
作者
Zhang, Yuxiang [1 ]
Zhu, Yuanyuan [1 ]
Zeng, Zhimin [1 ]
机构
[1] Shanghai Huahong Grace Semicond Mfg Corp, Shanghai 201206, Peoples R China
来源
2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020) | 2020年
关键词
wafer edge; ugly dice; test optimization;
D O I
10.1109/cstic49141.2020.9282407
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the increase of the process complexity, the layered problem of stack film on wafer edge, especially on ugly dice (incomplete dice), is becoming more and more serious, and ultimately affect the test yield. Therefore, improving the wafer edge process becomes more and more important to enhance the yield and test stability. On the other hand, we need to optimize the test scheme to bypass the ugly dice or to improve the tolerance of the ugly dice. This paper will focus on the test optimization. Several approaches will be discussed, and some corresponding suggestions for improvement are put forward.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] The Importance of Wafer Edge in Wafer Bonding Technologies and Related Wafer Edge Engineering Methods
    Knechtel, Roy
    Schwarz, Uwe
    Dempwolf, Sophia
    Klingner, Holger
    Nevin, Andy
    Lindemann, Gunnar
    Schikowski, Marc
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (07)
  • [2] Wafer edge overlay control solution for N7 and beyond
    van Haren, Richard
    Calado, Victor
    van Dijk, Leon
    Hermans, Jan
    Kumar, Kaushik
    Yamashita, Fumiko
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VII, 2018, 10589
  • [3] An optimized package test methodology for testing FRAM® memories
    Mitra, S
    Humes, J
    INTEGRATED FERROELECTRICS, 1999, 26 (1-4) : 999 - 1012
  • [4] A snowballing literature study on test amplification
    Danglot, Benjamin
    Vera-Perez, Oscar
    Yu, Zhongxing
    Zaidman, Andy
    Monperrus, Martin
    Baudry, Benoit
    JOURNAL OF SYSTEMS AND SOFTWARE, 2019, 157
  • [5] EFFECT OF WAFER EDGE CUT ON TESTING AND YIELD
    Zhang, Yuxiang
    Huang, Qin
    Xu, Yun
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [6] Planarization of Wafer Edge Profile in Chemical Mechanical Polishing
    Park, Yeongbong
    Jeong, Hobin
    Choi, Sungha
    Jeong, Haedo
    INTERNATIONAL JOURNAL OF PRECISION ENGINEERING AND MANUFACTURING, 2013, 14 (01) : 11 - 15
  • [7] Innovative metrology for wafer edge defectivity in immersion lithography
    Pollentier, I.
    Iwamoto, F.
    Kocsis, M.
    Somanchi, A.
    Burkeen, F.
    Vedula, S.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3, 2007, 6518
  • [8] Analysis of Si Wet Etching Effect on Wafer Edge
    Saito, Suguru
    Okuyama, Atsushi
    Takeo, Kenji
    Hagimoto, Yoshiya
    Iwamoto, Hayato
    ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES XIII, 2016, 255 : 97 - 101
  • [9] Planarization of wafer edge profile in chemical mechanical polishing
    Yeongbong Park
    Hobin Jeong
    Sungha Choi
    Haedo Jeong
    International Journal of Precision Engineering and Manufacturing, 2013, 14 : 11 - 15
  • [10] WAFER EDGE TREATMENT IN LITHOGRAPHIC PROCESS FOR PEELING DEFECT REDUCTION
    Yuan, Xiaofeng
    Zhang, Qiang
    Hao, Jing'an
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,