A survey and taxonomy of GALS design styles

被引：98
作者：
Teehan, Paul [1 ]
Greenstreet, Mark
Lemieux, Guy
机构：
[1] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada
[2] Univ British Columbia, Dept Comp Sci, Vancouver, BC V5Z 1M9, Canada
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2007年 / 24卷 / 05期
关键词：
D O I：
10.1109/MDT.2007.151
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Large digital systems increasingly feature global asynchronous interconnects and multiple clock domains. Thus, they are globally asynchronous, locally synchronous (GALS) designs. The authors identify three emerging GALS design styles, present examples of each, survey related research, and describe practical implementation issues. They also discuss the obstacles hindering widespread adoption of GALS design and conclude that CAD support will soon follow the increasing industry interest in this area. © 2007 IEEE.
引用
收藏
页码：418 / 428
页数：11
相关论文
共 38 条
  • [1] An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
    Agiwal, A
    Singh, M
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 1006 - 1013
  • [2] Chain: A delay-insensitive chip area interconnect
    Bainbridge, J
    Furber, S
    [J]. IEEE MICRO, 2002, 22 (05) : 16 - 23
  • [3] MYRINET - A GIGABIT-PER-SECOND LOCAL-AREA-NETWORK
    BODEN, NJ
    COHEN, D
    FELDERMAN, RE
    KULAWIK, AE
    SEITZ, CL
    SEIZOVIC, JN
    SU, WK
    [J]. IEEE MICRO, 1995, 15 (01) : 29 - 36
  • [4] Asynchronous wrapper for heterogeneous systems
    Bormann, DS
    Cheung, PYK
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 307 - 314
  • [5] Efficient self-timed interfaces for crossing clock domains
    Chakraborty, A
    Greenstreet, MR
    [J]. NINTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2003, : 78 - 88
  • [6] ANOMALOUS BEHAVIOR OF SYNCHRONIZER AND ARBITER CIRCUITS
    CHANEY, TJ
    MOLNAR, CE
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (04) : 421 - 422
  • [7] CHAPIRO DM, 1984, THESIS STANFORD U
  • [8] GALDS: A complete framework for designing multiclock ASICs and SoCs
    Chattopadhyay, A
    Zilic, Z
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) : 641 - 654
  • [9] Robust interfaces for mixed-timing systems
    Chelcea, T
    Nowick, SM
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) : 857 - 873
  • [10] Pivotpoint: Clockless crossbar switch for high-performance embedded systems
    Cummings, U
    [J]. IEEE MICRO, 2004, 24 (02) : 48 - 59
1234