Impact of software architecture on execution time: a power window TACLeBench case study

被引:1
|
作者
Li, Haoxuan [1 ]
De Meulenaere, Paul [2 ]
Mercelis, Siegfried [3 ]
Hellinckx, Peter [3 ]
机构
[1] Univ Antwerp, Fac Appl Engn, Flanders Make CoSys Lab, IMEC IDLab, Groenenborgerlaan 171, B-2020 Antwerp, Belgium
[2] Univ Antwerp, Fac Appl Engn, Flanders Make CoSys Lab, Groenenborgerlaan 171, B-2020 Antwerp, Belgium
[3] Univ Antwerp, IMEC, IDLab, Fac Appl Engn, Sint Pietersvliet 7, B-2000 Antwerp, Belgium
关键词
WCET; timing analysis; hybrid timing analysis; power window; embedded systems; TACLEBench; COBRA block generator;
D O I
10.1504/IJGUC.2019.098216
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Timing analysis is used to extract the timing properties of a system. Various timing analysis techniques and tools have been developed over the past decades. However, changes in hardware platform and software architecture introduced new challenges in timing analysis techniques. In our research, we aim to develop a hybrid approach to provide safe and precise timing analysis results. In this approach, we will divide the original code into smaller code blocks, and then construct a timing model based on the information acquired by measuring the execution time of every individual block. This process can introduce changes in the software architecture. In this paper, we use a multi-component benchmark to investigate the impact of software architecture on the timing behaviour of a system.
引用
收藏
页码:132 / 140
页数:9
相关论文
共 5 条
  • [1] Software UART: A Use Case for VSCPU Worst-Case Execution Time Analyzer
    Yildiz, Abdullah
    Iskender, Deniz
    Ozlu, Gulce
    Ugurdagt, H. Fatih
    Aktemur, Baris
    Goren, Sezer
    2019 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND ENGINEERING (UBMK), 2019, : 504 - 509
  • [2] Logical Execution Time and Time-Division Multiple Access in Multicore Embedded Systems: A Case Study
    Mosqueda-Arvizu, Carlos-Antonio
    Romero-Gonzalez, Julio-Alejandro
    Cordova-Esparza, Diana-Margarita
    Terven, Juan
    Chaparro-Sanchez, Ricardo
    Rodriguez-Resendiz, Juvenal
    ALGORITHMS, 2024, 17 (07)
  • [3] A hybrid framework of worst-case execution time analysis for real-time embedded system software
    Lee, Jong-In
    Park, Su-Hyun
    Bang, Ho-Jung
    Kim, Tai-Hyo
    Cha, Sung-Deok
    2005 IEEE Aerospace Conference, Vols 1-4, 2005, : 3316 - 3325
  • [4] An embedded, real time High Level Architecture (HLA) application case study
    Dunkelberger, KA
    ENABLING TECHNOLOGY FOR SIMULATION SCIENCE IV, 2000, 4026 : 90 - 98
  • [5] The Impact of Dynamic Storage Allocation on CPython']Python Execution Time, Memory Footprint and Energy Consumption: An Empirical Study
    Lamprakos, Christos P.
    Papadopoulos, Lazaros
    Catthoor, Francky
    Soudris, Dimitrios
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2022, 2022, 13511 : 219 - 234