Adaptive Approximated DCT Architectures for HEVC

被引:29
|
作者
Masera, Maurizio [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Elect & Telecommun Dept, I-10129 Turin, Italy
关键词
Discrete cosine transform (DCT); H.265; High Efficiency Video Coding (HEVC); video coding; VIDEO CODING HEVC; DISCRETE COSINE TRANSFORM; IMAGE COMPRESSION; 14; ADDITIONS; EFFICIENCY; COMPLEXITY; ALGORITHM; STANDARD;
D O I
10.1109/TCSVT.2016.2595320
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a flexible and efficient implementation of the 2D N-point discrete cosine transform (DCT) for the High Efficiency Video Coding (HEVC) standard. The DCT is implemented through the Walsh-Hadamard transform (WHT) followed by Givens rotations. This scheme is exploited to derive an adaptive algorithm, which allows computing of four different approximations ranging from the complete DCT to the WHT, by selectively skipping some rotations. This paper shows the statistical analysis of the DCT usage and derives a precomputation mechanism to adaptively skip rotations. Each approximation, referred to as a operating mode, is characterized by a large saving of operations, at the expense of very small quality loss. Then, two 2D-DCT architectures are proposed: the first one is totally unfolded, while the second one is folded. The two designs are finally synthesized with a 90-nm standard-cell library for a clock frequency of 250 MHz. Both architectures support real-time processing of 8K UHD video sequences at 64 and 26 fps, respectively, and show higher throughput and lower gate count compared with the state-of-art implementations. Moreover, power saving ranging from 28% to 56% can be achieved by working within the proposed operating modes.
引用
收藏
页码:2714 / 2725
页数:12
相关论文
共 50 条
  • [1] Efficient Integer DCT Architectures for HEVC
    Meher, Pramod Kumar
    Park, Sang Yoon
    Mohanty, Basant Kumar
    Lim, Khoon Seong
    Yeo, Chuohao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2014, 24 (01) : 168 - 178
  • [2] Flexible Integer DCT Architectures for HEVC
    Park, Sang Yoon
    Meher, Pramod Kumar
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1376 - 1379
  • [3] High Performance Integer DCT Architectures for HEVC
    Basiri, Mohamed Asan M.
    Mahammad, Noor S. K.
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 121 - 126
  • [4] Approximated Core Transform Architectures for HEVC Using WHT-Based Decomposition Method
    Chatterjee, Subiman
    Sarawadekar, Kishor
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (11) : 4296 - 4308
  • [5] Scalable Approximate DCT Architectures for Efficient HEVC-Compliant Video Coding
    Jridi, Maher
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2017, 27 (08) : 1815 - 1825
  • [6] Area-efficient HEVC core transform using multi-sized and reusable DCT architectures
    Reza Younesi
    Mohammad Jalal Rastegar Fatemi
    Maryam Rastgarpour
    Multimedia Tools and Applications, 2021, 80 : 36249 - 36274
  • [7] Area-efficient HEVC core transform using multi-sized and reusable DCT architectures
    Younesi, Reza
    Rastegar Fatemi, Mohammad Jalal
    Rastgarpour, Maryam
    MULTIMEDIA TOOLS AND APPLICATIONS, 2021, 80 (30) : 36249 - 36274
  • [8] Approximate Arai DCT Architecture for HEVC
    Renda, Giovanni
    Masera, Maurizio
    Martina, Maurizio
    Masera, Guido
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 133 - 136
  • [9] A Low Energy HEVC Inverse DCT Hardware
    Kalali, Ercan
    Ozcan, Erdem
    Yalcinkaya, Ozgun Mert
    Hamzaoglu, Ilker
    2013 IEEE THIRD INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2013,
  • [10] Scalable Integer DCT Architecture for HEVC Encoder
    Abdelrasoul, Maher
    Sayed, Mohammed S.
    Goulart, Victor
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 314 - 318