Challenges of high Ge content silicon germanium structures

被引:30
作者
Kasper, E [1 ]
Heim, S [1 ]
机构
[1] Univ Stuttgart, Inst Halbleitertech, D-70569 Stuttgart, Germany
关键词
heterostructures; lattice mismatch; silicon germanium; strain; transistor; HBT; CMOS; quantum dot; virtual substrate;
D O I
10.1016/j.apsusc.2003.08.022
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
High germanium content silicon germanium (SiGe) structures are of special importance for future silicon based microelectronics. The lattice mismatch of more than 1% causes large elastic strain, the energy of which increases with the square of the strain. This high strain energy does not allow a straight continuation of the growth and science of pseudomorphic SiGe as in the existing very successful heterobipolar transistor technology. This paper overviews three different strategies to overcome the barrier connected with lattice mismatched hard, covalent bound material couples. These strategies utilize at least one of the ingredients: metastable growth, strain adjustment and corrugated surface morphology. Impact on resonance phase operation of transistors, on the high performance symmetrical CMOS and on self-aligned quantum dot formation is shown. (C) 2003 Elsevier B.V. All rights reserved.
引用
收藏
页码:3 / 8
页数:6
相关论文
共 19 条
  • [1] LATTICE PARAMETER + DENSITY IN GERMANIUM-SILICON ALLOYS
    DISMUKES, JP
    PAFF, RJ
    EKSTROM, L
    [J]. JOURNAL OF PHYSICAL CHEMISTRY, 1964, 68 (10) : 3021 - &
  • [2] RELAXATION OF STRAINED-LAYER SEMICONDUCTOR STRUCTURES VIA PLASTIC-FLOW
    DODSON, BW
    TSAO, JY
    [J]. APPLIED PHYSICS LETTERS, 1987, 51 (17) : 1325 - 1327
  • [3] Epitaxial oxides on silicon grown by molecular beam epitaxy
    Droopad, R
    Yu, ZY
    Ramdani, J
    Hilt, L
    Curless, J
    Overgaard, C
    Edwards, JL
    Finder, J
    Eisenbeiser, K
    Wang, J
    Kaushik, V
    Ngyuen, BY
    Ooms, B
    [J]. JOURNAL OF CRYSTAL GROWTH, 2001, 227 : 936 - 943
  • [4] Modelling of SiGe heterobipolar transistors: 200 GHz frequencies with symmetrical delay times
    Eberhardt, J
    Kasper, E
    [J]. SOLID-STATE ELECTRONICS, 2001, 45 (12) : 2097 - 2100
  • [5] SiGe-based FETs:: buffer issues and device results
    Herzog, HJ
    Hackbarth, T
    Höck, G
    Zeuner, M
    König, U
    [J]. THIN SOLID FILMS, 2000, 380 (1-2) : 36 - 41
  • [6] Test of Vegard's law in thin epitaxial SiGe layers
    Kasper, E
    Schuh, A
    Bauer, G
    Hollander, B
    Kibbel, H
    [J]. JOURNAL OF CRYSTAL GROWTH, 1995, 157 (1-4) : 68 - 72
  • [7] Silicium germanium heterodevices
    Kasper, E
    [J]. APPLIED SURFACE SCIENCE, 1996, 102 : 189 - 193
  • [8] KASPER E, 1978, Patent No. 2719464
  • [9] KASPER E, 2000, EMIS DAT REV SERIES, V24
  • [10] KASPER E, 1999, FUTURE TRENDS MICROE, P125