Comparison of Recently Developed Single-Bit All-Digital Frequency Synthesizers in Terms of Hardware Complexity and Performance

被引:2
作者
Basetas, Charis [1 ]
Temenos, Nikos [1 ]
Sotiriadis, Paul P. [1 ]
机构
[1] Natl Tech Univ Athens, Dept Elect & Comp Engn, Athens, Greece
来源
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2018年
关键词
Direct digital synthesizer; frequency synthesis; all-digital transmitter; modulation; noise shaping; single-bit quantization; sigma-delta; look-ahead; Internet of Things;
D O I
10.1109/ISCAS.2018.8351798
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Internet of Things growth requires the development of low power and low cost wireless transceivers. Here, we present three recently developed all-digital frequency synthesizer architectures which can be used as transmitters for Internet of Things applications. These all-digital transmitters are based on different sigma-delta modulator architectures, varying in performance and hardware complexity. The operation principles of the three proposed architectures are described. Then, proof-of-concept FPGA implementations of these architectures are presented and compared in terms of hardware resources and speed. Their performance is tested using 32-QAM modulated signals. Finally, conclusions are drawn to help the reader select the most suitable architecture for a given application.
引用
收藏
页数:5
相关论文
共 10 条
[1]  
[Anonymous], 1977, DISCRETE TIME SIGNAL
[2]   A Class of 1-Bit Multi-Step Look-Ahead Σ - Δ Modulators [J].
Basetas, Charis ;
Orfanos, Thanasis ;
Sotiriadis, Paul P. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (01) :24-37
[3]  
Chuah JW, 2014, INT SYMP INTEGR CIRC, P216, DOI 10.1109/ISICIR.2014.7029576
[4]  
Schreier Richard, 2005, Understanding Delta-Sigma Data Converters
[5]  
Sotiriadis P.P., 2017, IEEE T ULTRASON FERR
[6]  
Sotiriadis PP, 2017, IEEE INT SYMP CIRC S
[7]   Spurs-Free Single-Bit-Output All-Digital Frequency Synthesizers With Forward and Feedback Spurs and Noise Cancellation [J].
Sotiriadis, Paul P. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (05) :567-576
[8]   Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction [J].
Sotiriadis, Paul P. ;
Galanopoulos, Kostas .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (05) :958-968
[9]   A direct digital synthesizer with an on-chip D/A-converter [J].
Vankka, J ;
Waltari, M ;
Kosunen, M ;
Halonen, KAI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (02) :218-227
[10]   A "Flying-Adder" frequency synthesis architecture of reducing VCO stages [J].
Xiu, LM ;
You, ZH .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (02) :201-210