Variable temperature characterization of low-dimensional effects in tri-gate SOI MOSFETs

被引:3
|
作者
Barrett, C. [1 ]
Lederer, D. [2 ]
Redmond, G. [1 ]
Xiong, W. [3 ]
Colinge, J. P. [2 ]
Quinn, A. J. [1 ]
机构
[1] Tyndall Natl Inst, Nanotechnol Grp, Cork, Ireland
[2] Tyndall Natl Inst, Silicon Res Grp, Cork, Ireland
[3] Texas Instruments Inc, Dallas, TX 75243 USA
基金
爱尔兰科学基金会;
关键词
Silicon on insulator technology; MOSFETs; Cryogenic electronics; Semiconductor device measurements; Quantum wires; Charge carrier mobility; One-dimensional electron gases; Ballistic conductors; Silicon nanowire MOSFETs; THRESHOLD VOLTAGE; ELECTRON-MOBILITY; DEPENDENCE; SI; RESISTANCE; TRANSPORT; IMPACT; MODEL;
D O I
10.1016/j.sse.2010.05.035
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on variable temperature charge transport measurements of tri-gate silicon-on-insulator MOSFETs with fin widths of 11 nm, fin heights of 58 nm and gate lengths ranging from 80 nm to 250 nm. Reproducible inflection points were observed in drain current vs. gate voltage data acquired at low temperature (4-8 K) and low drain bias (0.1 mV), yielding oscillations in the extracted transconductance data which are consistent with formation of a one-dimensional electron gas in the channel. Simulations of the variation in fin potential with gate voltage indicate transport through similar to 3 sub-bands per fin at gate overdrive of 100 mV above threshold. Observed multi-peak envelopes in measured transconductance vs. gate voltage data for multiple-fin devices suggest sub-band separations similar to 20 mV, in reasonable agreement with simulation results (27-55 mV). The measured conductance per fin at low temperatures (4-6 K) was on the order of the quantum conductance, consistent with diffusive transport through multiple sub-bands. Measured transconductance features were largely reproducible for repeated measurements on a given device, although slight variations could be observed, possibly due to quantum interference or interface charges. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1273 / 1277
页数:5
相关论文
共 50 条
  • [41] Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications
    Vimala, P.
    Samuel, T. S. Arun
    Pandian, M. Karthigai
    SILICON, 2020, 12 (08) : 1819 - 1829
  • [42] RF small signal modeling of tri-gate Ω MOSFETs implemented on bulk Si wafers
    Tak, NK
    Lee, JH
    2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 266 - 269
  • [43] Planar GaAs nanowire tri-gate MOSFETs by vapor-liquid-solid growth
    Zhang, Chen
    Li, Xiuling
    SOLID-STATE ELECTRONICS, 2014, 93 : 40 - 42
  • [44] High-performance normally-off tri-gate GaN power MOSFETs
    Zhu, Minghua
    Ma, Jun
    Nela, Luca
    Matioli, Elison
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 71 - 74
  • [45] Self Consistent Simulation for C-V Characterization of sub 10nm Tri-Gate and Double Gate SOI FinFETs Incorporating Quantum Mechanical Effects
    Baten, Md. Zunaid
    Islam, Raisul
    Amin, Emran Md.
    Khosru, Quazi D. M.
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 284 - 287
  • [46] High-Voltage Normally-off Recessed Tri-Gate GaN Power MOSFETs With Low on-Resistance
    Zhu, Minghua
    Ma, Jun
    Nela, Luca
    Erine, Catherine
    Matioli, Elison
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (08) : 1289 - 1292
  • [47] Experimental demonstration and analysis of high performance and low 1/f noise Tri-gate MOSFETs by optimizing device structure
    Cheng, Weitao
    Teramoto, Akinobu
    Ohmi, Tadahiro
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1786 - 1788
  • [48] A Two-dimensional Short-Channel Model for Threshold Voltage of Tri-Gate (TG) MOSFETs with Localized Trapped Charges
    Chiang, T. K.
    Chang, D. H.
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [49] Temperature effects on trigate SOI MOSFETs
    Colinge, JP
    Floyd, L
    Quinn, AJ
    Redmond, G
    Alderman, JC
    Xiong, W
    Cleavelin, CR
    Schulz, T
    Schruefer, K
    Knoblinger, G
    Patruno, P
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (03) : 172 - 174
  • [50] Analytical threshold voltage model with TCAD simulation verification for design and evaluation of tri-gate MOSFETs
    Jin, Yawei
    Zeng, Chang
    Ma, Lei
    Barlage, Doug
    SOLID-STATE ELECTRONICS, 2007, 51 (03) : 347 - 353