Variable temperature characterization of low-dimensional effects in tri-gate SOI MOSFETs

被引:3
|
作者
Barrett, C. [1 ]
Lederer, D. [2 ]
Redmond, G. [1 ]
Xiong, W. [3 ]
Colinge, J. P. [2 ]
Quinn, A. J. [1 ]
机构
[1] Tyndall Natl Inst, Nanotechnol Grp, Cork, Ireland
[2] Tyndall Natl Inst, Silicon Res Grp, Cork, Ireland
[3] Texas Instruments Inc, Dallas, TX 75243 USA
基金
爱尔兰科学基金会;
关键词
Silicon on insulator technology; MOSFETs; Cryogenic electronics; Semiconductor device measurements; Quantum wires; Charge carrier mobility; One-dimensional electron gases; Ballistic conductors; Silicon nanowire MOSFETs; THRESHOLD VOLTAGE; ELECTRON-MOBILITY; DEPENDENCE; SI; RESISTANCE; TRANSPORT; IMPACT; MODEL;
D O I
10.1016/j.sse.2010.05.035
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on variable temperature charge transport measurements of tri-gate silicon-on-insulator MOSFETs with fin widths of 11 nm, fin heights of 58 nm and gate lengths ranging from 80 nm to 250 nm. Reproducible inflection points were observed in drain current vs. gate voltage data acquired at low temperature (4-8 K) and low drain bias (0.1 mV), yielding oscillations in the extracted transconductance data which are consistent with formation of a one-dimensional electron gas in the channel. Simulations of the variation in fin potential with gate voltage indicate transport through similar to 3 sub-bands per fin at gate overdrive of 100 mV above threshold. Observed multi-peak envelopes in measured transconductance vs. gate voltage data for multiple-fin devices suggest sub-band separations similar to 20 mV, in reasonable agreement with simulation results (27-55 mV). The measured conductance per fin at low temperatures (4-6 K) was on the order of the quantum conductance, consistent with diffusive transport through multiple sub-bands. Measured transconductance features were largely reproducible for repeated measurements on a given device, although slight variations could be observed, possibly due to quantum interference or interface charges. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1273 / 1277
页数:5
相关论文
共 50 条
  • [31] Electro-thermal Investigation on SOI Accumulation Mode Tri-gate LDMOS
    Shi, Zhangjun
    Li, Xiaojin
    Sun, Yabin
    Shi, Yanlin
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 210 - 213
  • [32] Body effect in tri- and pi-gate SOI MOSFETs
    Frei, J
    Johns, C
    Vazquez, A
    Xiong, WZ
    Cleavelin, CR
    Schulz, T
    Chaudhary, N
    Gebara, G
    Zaman, JR
    Gostkowski, M
    Matthews, K
    Colinge, JP
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (12) : 813 - 815
  • [33] A comprehensive study of corner effects in tri-gate transistors
    Städele, M
    Luyken, RJ
    Roosz, M
    Specht, M
    Rösner, W
    Dreeskornfeld, L
    Hartwich, J
    Hofmann, F
    Kretz, J
    Landgraf, E
    Risch, L
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 165 - 168
  • [34] Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications
    P. Vimala
    T. S. Arun Samuel
    M. Karthigai Pandian
    Silicon, 2020, 12 : 1819 - 1829
  • [35] A quasi-two dimensional model for fully depleted single gate SOI MOSFETs including temperature effects
    Gharabagi, R
    PROCEEDINGS OF THE IEEE 2000 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE: ENGINEERING TOMORROW, 2000, : 508 - 515
  • [36] Body effects in tri-gate bulk FinFETs for DTMOS
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 208 - +
  • [37] Back biasing effects in tri-gate junctionless transistors
    Park, So Jeong
    Jeon, Dae-Young
    Montes, Laurent
    Barraud, Sylvain
    Kim, Gyu-Tae
    Ghibaudo, Gerard
    SOLID-STATE ELECTRONICS, 2013, 87 : 74 - 79
  • [38] A Method for Determining Trap Distributions of Specific Channel Surfaces in InGaAs Tri-Gate MOSFETs
    Netsu, Seiko
    Hellenbrand, Markus
    Zota, Cezar B.
    Miyamoto, Yasuyuki
    Lind, Erik
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 408 - 412
  • [39] Subthreshold Modeling of Tri-Gate Junctionless Transistors With Variable Channel Edges and Substrate Bias Effects
    Gola, Deepti
    Singh, Balraj
    Tiwari, Pramod Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) : 1663 - 1671
  • [40] Impact of Device Parameters on the Threshold Voltage of Double-Gate, Tri-Gate and Gate-All-Around MOSFETs
    Jha, Shankaranand
    Choudhary, Santosh Kumar
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 596 - 599