共 50 条
- [21] Characteristics of sub 5nm Tri-Gate Nanowire MOSFETs with Single and Poly Si Channels in SOI Structure 2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : A142 - A143
- [23] Unified understanding of Vth and Id variability in tri-gate nanowire MOSFETs Digest of Technical Papers - Symposium on VLSI Technology, 2011, : 132 - 133
- [24] Experimental Study of Tri-Gate SOI-FinFET Flash Memory IEEE INTERNATIONAL SOI CONFERENCE, 2012,
- [26] Analysis of device capacitance and subthreshold behavior of Tri-gate SOI FinFET MICROELECTRONICS JOURNAL, 2017, 62 : 30 - 37
- [28] Exploring Negative Bias Temperature Instability in Tri-Gate MOSFETs Through Electrically Detected Magnetic Resonance 2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 114 - 117
- [30] Semi-analytical modelling of short channel effects in Si double gate, tri-gate and gate all-around MOSFETs PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3605 - +