An Adaptive Cryptographic Accelerator for Network Storage Security on Dynamically Reconfigurable Platform

被引:0
|
作者
Tang, Li [1 ]
Liu, Jing-Ning [1 ]
Feng, Dan [1 ]
Tong, Wei [1 ]
机构
[1] Huazhong Univ Sci & Technol, Minist Educ China, Key Lab Data Storage Syst, Div Data Storage Syst,Wuhan Natl Lab Optoelect, Wuhan 430074, Peoples R China
关键词
reconfiguration; accelerator; security;
D O I
10.1117/12.823322
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Existing security solutions in network storage environment perform poorly because cryptographic operations (encryption and decryption) implemented in software can dramatically reduce system performance. In this paper we propose a cryptographic hardware accelerator on dynamically reconfigurable platform for the security of high performance network storage system. We employ a dynamic reconfigurable platform based on a FPGA to implement a PowerPC-based embedded system, which executes cryptographic algorithms. To reduce the reconfiguration latency, we apply prefetch scheduling. Moreover, the processing elements could be dynamically configured to support different cryptographic algorithms according to the request received by the accelerator. In the experiment, we have implemented AES (Rijndael) and 3DES cryptographic algorithms in the reconfigurable accelerator. Our proposed reconfigurable cryptographic accelerator could dramatically increase the performance comparing with the traditional software-based network storage systems.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] An adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor
    Hasegawa, Y
    Abe, S
    Matsutani, H
    Amano, H
    Anjo, K
    Awashima, T
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 163 - 170
  • [2] MRCA: Multi-grained Reconfigurable Cryptographic Accelerator for Diverse Security Requirements
    Pham Hoai Luan
    Hai Hau Nguyen
    Vu Trung Duong Le
    Thi Diem Tran
    Tuan Hai Vu
    Thi Hong Tran
    Yasuhiko Nakashima
    2024 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS, COOL CHIPS 27, 2024,
  • [3] Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform
    Nabina, Atukem
    Nunez-Yanez, Jose Luis
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2012, 5 (04)
  • [4] Design of a Generic Dynamically Reconfigurable Convolutional Neural Network Accelerator with Optimal Balance
    Tong, Haoran
    Han, Ke
    Han, Si
    Luo, Yingqi
    ELECTRONICS, 2024, 13 (04)
  • [5] A dynamically adaptive hardware on dynamically reconfigurable processor
    Amano, H
    Jouraku, A
    Anjo, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (12) : 3385 - 3391
  • [6] A Dynamically Reconfigurable Platform for Self-Organizing Neural Network Hardware
    Tamukoh, Hakaru
    Sekine, Masatoshi
    NEURAL INFORMATION PROCESSING: MODELS AND APPLICATIONS, PT II, 2010, 6444 : 439 - 446
  • [7] Reconfigurable Binary Neural Network Accelerator with Adaptive Parallelism Scheme
    Cho, Jaechan
    Jung, Yongchul
    Lee, Seongjoo
    Jung, Yunho
    ELECTRONICS, 2021, 10 (03) : 1 - 13
  • [8] UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    Shen, Jih-Sheng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (2-3) : 88 - 102
  • [9] UML-Based Hardware/Software Co-Design Platform for Dynamically Partially Reconfigurable Network Security Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 92 - 99
  • [10] The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform
    Arnaud Grasset
    Philippe Millet
    Philippe Bonnot
    Sami Yehia
    Wolfram Putzke-Roeming
    Fabio Campi
    Alberto Rosti
    Michael Huebner
    Nikolaos S. Voros
    Davide Rossi
    Henning Sahlbach
    Rolf Ernst
    International Journal of Parallel Programming, 2011, 39 : 328 - 356