Technology Path-finding for Directed Self-Assembly for Via Layers

被引:0
作者
Badr, Yasmine [1 ]
Cuph, Puneet [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA
来源
DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI | 2017年 / 10148卷
关键词
CO-OPTIMIZATION; LITHOGRAPHY; LAYOUT; CIRCUITS;
D O I
10.1117/12.2257821
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Directed Self Assembly (DSA) is a very promising patterning technology for the sub-inm technology nodes, especially for via/contact layers. In the Graphoepitaxy type of DSA, a complementary lithography technique is used to print the guiding templates, where the Block Copolymer (BCP) phase-separates into regular structures. Accordingly, the design-friendliness of a DSA-based technology is affected by several factors: the complementary lithography technique, the legal guiding templates, the number of masks/exposures used to print the templates, the related design rules, the forbidden patterns (hotspots) and the characteristics of the BCP. Titus, foundries have a huge number of choices to make fora future OSA-based technology, affecting; the design-friendliness and the cost of the technology. In this paper, we propose a framework for DSA technology with finding, for via layeN, to be used by the foundry as part of Design and 'Technology Co optimization(1)TC0). The framework optimally evaluates a DSA-based technology where an arbitrary lithography technique is used to print the guiding templates, possibly using many masks/exposures and provides a design-friendliness metric. The framework is used to evaluate technologies like DSA+193nm Immersion (193i) Lithography, DSA+Extreme Ultraviolet (EUV) and DSA+ Self-Aligned Double Patterning. For example, one study showed that one mask of EUV in a DSA+EUV technology can replace three masks of 193i in a DSA+193i technology.
引用
收藏
页数:14
相关论文
共 32 条
[21]  
Ma Y., 2014, CHALLENGES OPPORTUNI
[22]   Concurrent Guiding Template Assignment and Redundant Via Insertion for DSA-MP Hybrid Lithography [J].
Ou, Jiaojiao ;
Yu, Bei ;
Pan, David Z. .
PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, :39-46
[23]  
Ouaknin G., 2016, SPIE ADV LITHOGRAPHY
[24]  
Shim Seongbo., 2015, ICCAD
[25]  
Tian H., 2014, SPIE ADV LITHOGRAPHY
[26]  
Wang W.-L., 2014, SPIE ADV LITHOGRAPHY
[27]  
Xiao ZG, 2015, ASIA S PACIF DES AUT, P644, DOI 10.1109/ASPDAC.2015.7059081
[28]  
Xiao ZG, 2016, ASIA S PACIF DES AUT, P95, DOI 10.1109/ASPDAC.2016.7427995
[29]   Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization [J].
Xu, Xiaoqing ;
Cline, Brian ;
Yeric, Greg ;
Yu, Bei ;
Pan, David Z. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) :699-712
[30]  
Yang YF, 2015, ASIA S PACIF DES AUT, P652, DOI 10.1109/ASPDAC.2015.7059082