A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator

被引：81

作者：

Kreienkamp, R ^{[1
]}

Langmann, U ^{[1
]}

Zimmermann, C ^{[1
]}

Aoyama, T ^{[1
]}

Siedhoff, H ^{[1
]}

机构：

[1] Ruhr Univ Bochum, D-44780 Bochum, Germany

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2005年 / 40卷 / 03期

关键词：

analog quadrature phase interpolator; chip-to-chip interconnects; CMOS; half-rate clock and data recovery;

D O I：

10.1109/JSSC.2005.843624

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 10-Gb/s clock and data recovery (CDR) circuit for use in multichannel applications. The module aligns the phase of a plesiochronous system clock to the incoming data by use of phase interpolation. Thus, coupling between voltage-controlled oscillators (VCOs) in adjacent channels can be avoided. The controller for the phase interpolator is realized with analog circuitry to overcome the speed and phase resolution limitations of digital implementations. Fabricated in a 0.11-mu m CMOS technology the module has a size of 0.25 x 1.4 mm(2). The power consumption is 220 mW from a supply voltage of 1.5 V. The CDR exceeds the SDH/SONET jitter tolerance specifications with a pseudo random bit sequence of length 2(23)-1 and a bit-error rate threshold. of 10(-12). The retimed and demultiplexed data has an rms jitter of 3.2 ps at a data rate of 2.7 Gb/s.

引用

页码：736 / 743

页数：8

共 17 条

[1] CLOCK RECOVERY FROM RANDOM BINARY SIGNALS
ALEXANDER, JDH
[J]. ELECTRONICS LETTERS, 1975, 11 (22) : 541 - 542
[2] CAO J, 2002, IEEE INT SOL STAT CI, P250
[3] A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays
Fukaishi, M
Nakamura, K
Heiuchi, H
Hirota, Y
Nakazawa, Y
Ikeno, H
Hayama, H
Yotsuyanagi, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) : 1611 - 1618
[4] A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO
Heng, CH
Song, BS
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) : 848 - 854
[5] Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS
Henrickson, L
Shen, D
Nellore, U
Ellis, A
Oh, J
Wang, H
Capriglione, G
Atesoglu, A
Yang, A
Wu, P
Quadri, S
Crosbie, D
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1595 - 1601
[6] A SELF CORRECTING CLOCK RECOVERY CIRCUIT
HOGGE, CR
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (12) : 2704 - 2706
[7] A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator
Kreienkamp, R
Langmann, U
Zimmermann, C
Aoyama, T
[J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 73 - 76
[8] A 2-1600-MHz CMOS clock recovery PLL with low-vdd capability
Larsson, P
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (12) : 1951 - 1960
[9] Lee J, 2003, ISSCC DIG TECH PAP I, V46, P242
[10] A 2.5-V CMOS DELAY-LOCKED LOOP FOR AN 18-MBIT, 500-MEGABYTE/S DRAM
LEE, TH
DONNELLY, KS
HO, JTC
ZERBE, J
JOHNSON, MG
ISHIKAWA, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) : 1491 - 1496

← 1 2 →