A Clock Boosted Charge Pump with Reduced Rise Time

被引：0
|
作者：
Ballo, Andrea [1 ]
Giustolisi, Gianluca [1 ]
Grasso, Alfio Dario [1 ]
Palumbo, Gaetano [1 ]
机构：
[1] Univ Catania, DIEEI, Viale Andrea Doria 6, I-95125 Catania, Italy
来源：
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2018年
关键词：
Clock booster; DC-DC converter; Dickson charge pump; rise time; CIRCUITS; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper introduces a Dickson charge pump topology using a clock boosting technique. Theoretical analysis of the rise time reveals that the proposed solution allows a reduction of the rise time for equal area occupation as compared to the conventional Dickson charge pump. Simulation results confirm the effectiveness of the proposed topology and the accuracy of the developed analytical model.
引用
收藏
页码：605 / 608
页数：4
相关论文
共 50 条
  • [1] Optimized Charge Pump With Clock Booster for Reduced Rise Time or Silicon Area
    Ballo, A.
    Grasso, A. D.
    Giustolisi, G.
    Palumbo, G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (12) : 1977 - 1981
  • [2] Boosted Clock Generator Using NAND Gate for Dickson Charge Pump Circuit
    Prabhakar, Gyan
    Singh, Rabindra Kumar
    Vikram, Abhishek
    INFORMATION AND COMMUNICATION TECHNOLOGY FOR INTELLIGENT SYSTEMS, ICTIS 2018, VOL 2, 2019, 107 : 51 - 60
  • [3] Improved charge pump for reduced clock feed through and charge sharing suppression
    Arshak, K
    Abubaker, O
    Jafer, E
    ICCDCS 2004: FIFTH INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2004, : 192 - 194
  • [4] Rise time model of MOS charge pump
    Zhang, Shengyuan
    Wang, Qi
    Li, Qing
    Liu, Libei
    Shao, Bingxian
    Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2004, 24 (03): : 350 - 354
  • [5] A Dickson charge pump circuit driven by boosted clock for low-voltage flash memories
    Kim, HJ
    Kim, GS
    Kim, SW
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 605 - 612
  • [6] Triple Clock Boosted Voltage Multiplier: A Design Strategy to Heavily Reduce Rise Time
    Ballo, Andrea
    Grasso, Alfio Dario
    Palumbo, Gaetano
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [7] Clock Swing Enhanced Charge Pump
    Ding, Jianping
    Wang, Yuan
    Jia, Song
    Du, Gang
    Zhang, Xing
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [8] Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator
    Zhuang, JC
    Du, QJ
    Kwasniewski, I
    ELECTRONICS LETTERS, 2003, 39 (01) : 48 - 49
  • [9] An Efficient Dual Charge Pump Circuit Using Charge Sharing Clock Scheme
    Huang, Mengshu
    Zhang, Yimeng
    Yoshihara, Tsutomu
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (02) : 439 - 446
  • [10] Improved Charge Pump with Reduced Reverse Current
    Gwak, Kiuk
    Lee, Sang-Gug
    Ryu, Seung-Tak
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (03) : 353 - 359
12345