Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation

被引:9
作者
Kimura, Mutsumi [1 ,2 ]
机构
[1] Ryukoku Univ, Dept Elect & Informat, Otsu, Shiga 5202194, Japan
[2] Ryukoku Univ, Joint Res Ctr Sci & Technol, Otsu, Shiga 5202194, Japan
关键词
Lightly doped drain (LDD); poly-Si; pseudo space-charge region; thin-film transistor (TFT); two-dimensional (2-D) device simulation; THIN-FILM TRANSISTORS; RECOMBINATION MODEL; DRAIN; DEGRADATION;
D O I
10.1109/TED.2011.2180531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have analyzed the device behavior of a poly-Si thin-film transistor (TFT) with a lightly doped drain (LDD) structure using 2-D device simulation. It is found that the reason that the ON current does not fall very much is that the electron channel oozes from the channel region to the LDD region and the electric current paths spread to the entire LDD region. On the other hand, the reason that the OFF current is effectively reduced is undoubtedly that the electric field at the interface between the channel and LDD regions is weakened. However, it should be noted that the depletion region is formed at the drain edge owing to the "pseudo" space-charge region in the channel region, where the carrier density is much lower than in the other channel region, although the net space-charge does not exist.
引用
收藏
页码:705 / 709
页数:5
相关论文
共 19 条
[1]  
[Anonymous], PHYS SEMICONDUCTOR D
[2]   Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures [J].
Furuta, M ;
Uraoka, Y ;
Fuyuki, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (7A) :4257-4260
[3]   ELECTRON-HOLE RECOMBINATION IN GERMANIUM [J].
HALL, RN .
PHYSICAL REVIEW, 1952, 87 (02) :387-387
[4]   A NEW RECOMBINATION MODEL FOR DEVICE SIMULATION INCLUDING TUNNELING [J].
HURKX, GAM ;
KLAASSEN, DBM ;
KNUVERS, MPG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) :331-338
[5]  
Inoue S., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P555, DOI 10.1109/IEDM.1991.235409
[6]   Analysis of hot carrier effect in low-temperature poly-Si gate-overlapped lightly doped drain thin film transistors [J].
Kawakita, T ;
Nakagawa, H ;
Uraoka, Y ;
Fuyuki, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (6A) :3354-3360
[7]   Analysis of Hall Voltage in Micro Poly-Si Hall Cells [J].
Kimura, Mutsumi ;
Yamaguchi, Yohei ;
Hashimoto, Hayami ;
Hirako, Masaaki ;
Yamaoka, Toshifumi ;
Tani, Satoshi .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (08) :J96-J98
[8]   A new generation-recombination model for device simulation including the Poole-Frenkel effect and phonon-assisted tunnelling [J].
Lui, OKB ;
Migliorato, P .
SOLID-STATE ELECTRONICS, 1997, 41 (04) :575-583
[9]   Improved lifetime of poly-Si TFTs with a self-aligned gate-overlapped LDD structure [J].
Mishima, Y ;
Ebiko, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :981-985
[10]  
Ogura S., 1981, International Electron Devices Meeting, P651