Parameter optimization of an on-chip voltage reference circuit using evolutionary programming

被引:28
作者
Nam, D [1 ]
Seo, YD
Park, LJ
Park, CH
Kim, B
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[2] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
关键词
evolutionary programming; parameter optimization; voltage reference circuit;
D O I
10.1109/4235.942535
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an application of evolutionary programming to parameter optimization in the design of a voltage reference circuit Designing circuits consists of two steps: topological design and parameter determination. After designing a topology suitable for the circuit, the designer selects an appropriate value for each circuit element from a circuit analysis and his experience. This step is difficult and time consuming because the designer must consider many factors simultaneously. As more precise circuits are required, parameter optimization becomes more complex. The voltage reference circuit, which requires a precise reference voltage independent of power fluctuation and temperature change, is such an example. In this paper, evolutionary programming is used as an effective method of finding good parameter values for the elements of the voltage reference circuit. Simulation results show that this method provides good performance and can be used as an effective method for circuit design.
引用
收藏
页码:414 / 421
页数:8
相关论文
共 17 条
[1]  
[Anonymous], P 5 ANN C EV PROGR
[2]  
Chong E. K. P., 2013, An Introduction to Optimization
[3]  
Fogel D.B., 1995, EVOLUTIONARY COMPUTA
[4]   ON THE EFFECTIVENESS OF CROSSOVER IN SIMULATED EVOLUTIONARY OPTIMIZATION [J].
FOGEL, DB ;
STAYTON, LC .
BIOSYSTEMS, 1994, 32 (03) :171-182
[5]   An Overview of Evolutionary Algorithms in Multiobjective Optimization [J].
Fonseca, Carlos M. ;
Fleming, Peter J. .
EVOLUTIONARY COMPUTATION, 1995, 3 (01) :1-16
[6]  
GRAY PR, 1993, ANAL DESIGN ANAL INT
[7]   A TUNABLE CMOS-DRAM VOLTAGE LIMITER WITH STABILIZED FEEDBACK-AMPLIFIER [J].
HORIGUCHI, M ;
AOKI, M ;
ETOH, J ;
TANAKA, H ;
IKENAGA, S ;
ITOH, K ;
KAJIGAYA, K ;
KOTANI, H ;
OHSHIMA, K ;
MATSUMOTO, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) :1129-1135
[8]   DUAL-REGULATOR DUAL-DECODING-TRIMMER DRAM VOLTAGE LIMITER FOR BURN-IN TEST [J].
HORIGUCHI, M ;
AOKI, M ;
ETOH, J ;
ITOH, K ;
KAJIGAYA, K ;
NOZOE, A ;
MATSUMOTO, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) :1544-1549
[9]   A VOLTAGE DOWN CONVERTER WITH SUBMICROAMPERE STANDBY CURRENT FOR LOW-POWER STATIC RAMS [J].
ISHIBASHI, K ;
SASAKI, K ;
TOYOSHIMA, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (06) :920-926
[10]  
Keeney R., 1976, DECISION MULTIPLE OB