共 13 条
- [1] A programmable BIST architecture for clusters of multiple-port SRAMs [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 557 - 566
- [2] Bergfeld T. J., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P305, DOI 10.1109/DATE.2000.840288
- [3] Hardware compression speeds on bitmap fail display [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 89 - 93
- [6] A METHOD FOR THE CONSTRUCTION OF MINIMUM-REDUNDANCY CODES [J]. PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (09): : 1098 - 1101
- [7] RICH M, 1986, P INT TEST C ITC, P222
- [9] VANDEGOOR AJ, 1991, TESTING SEMICONDUCTO
- [10] WANG CW, 2000, IN PRESS P 9 IEEE AS, V4