Using syndrome compression for memory built-in self-diagnosis

被引:0
作者
Li, JF [1 ]
Tzeng, RS [1 ]
Wu, CW [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 30055, Taiwan
来源
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2001年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the pin-count limitation, built-in self-diagnosis (BISD) for embedded RAMs usually exports diagnosis information serially, which results in the overhead of diagnostic time. This paper describes a tree-based compression technique for word-oriented memories. The technique can speed up the transmission of diagnosis data from the embedded RAM with BISD support. By using a simplified Huffman coding scheme and partitioning each 256-bit Hamming syndrome into fixed-size symbols, the average compression ratio is reduced to about 10%, assuming 16-bit symbols. The proposed compression technique reduces the time for diagnostic test, as well as the tester storage requirement.
引用
收藏
页码:303 / 306
页数:4
相关论文
共 13 条
  • [1] A programmable BIST architecture for clusters of multiple-port SRAMs
    Benso, A
    Di Carlo, S
    Di Natale, G
    Prinetto, P
    Bodoni, ML
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 557 - 566
  • [2] Bergfeld T. J., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P305, DOI 10.1109/DATE.2000.840288
  • [3] Hardware compression speeds on bitmap fail display
    Brown, B
    Donaldson, J
    Gage, B
    Joffe, A
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 89 - 93
  • [4] DIAGNOSIS AND REPAIR OF MEMORY WITH COUPLING FAULTS
    CHANG, MF
    FUCHS, WK
    PATEL, JH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (04) : 493 - 500
  • [5] A REALISTIC FAULT MODEL AND TEST ALGORITHMS FOR STATIC RANDOM-ACCESS MEMORIES
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (06) : 567 - 572
  • [6] A METHOD FOR THE CONSTRUCTION OF MINIMUM-REDUNDANCY CODES
    HUFFMAN, DA
    [J]. PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (09): : 1098 - 1101
  • [7] RICH M, 1986, P INT TEST C ITC, P222
  • [8] USING MARCH TESTS TO TEST SRAMS
    VANDEGOOR, AJ
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (01): : 8 - 14
  • [9] VANDEGOOR AJ, 1991, TESTING SEMICONDUCTO
  • [10] WANG CW, 2000, IN PRESS P 9 IEEE AS, V4