Fast and large-field electron-beam exposure by CSEL

被引:5
作者
Kojima, A. [1 ,2 ]
Ohta, T. [2 ]
Ohyi, H. [1 ]
Koshida, N. [2 ]
机构
[1] Crestec Corp, 1-9-2 Owada Hachioji, Tokyo 1920045, Japan
[2] Tokyo Univ Agr & Technol, Koganei, Tokyo 1848588, Japan
来源
ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES III | 2011年 / 7970卷
关键词
Surface Electron emission lithography; silicon nanowire; Planar ballistic electron emitter;
D O I
10.1117/12.879279
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a Crestec Surface Electron emission Lithography (CSEL) for mass production of semiconductor devices. CSEL system is 1: 1 electron projection lithography using surface electron emitter. In first report, we confirmed that a test bench of CSEL resolved below 30 nm pattern over 0.2 um square area. Practical resolution of the system is limited by the chromatic aberration. We improved the resolution of the prototype CSEL system by reducing the initial energy spread of electrons and/or by increasing the electric field intensity. An energy spread of emitted electrons of a nanosilicon planar ballistic electron emitter (PBE) is very small. After that, the prototype CSEL system exposed sub-micron patterns distributed over 3 mm square area in last report. In this study, we examine the prototype CSEL system exposed deep sub-micron pattern over full-field for practical use. The experimental column of the system is composed of the PBE and a stage as a collector electrode that is parallel to the electron source. An accelerating voltage of about -5 kV is applied to the electron source with respect to the collector. The target wafer and PBE are set between two magnets. The two magnets generate vertical magnetic field of 0.5 T to the surface of the target wafer. A gap between the electron source and the target wafer is adjusted to a focus length depending on electron trajectories in the electromagnetic field in the system. The electron source projects a patterned electron image on the target since the patterned mask was formed on the surface electrode of the electron source. The electrons are emitted from openings of the mask. When a pulsed bias voltage is applied to the electron source, the electron source emits a patterned surface electron beam. The beam strikes the resist film coated on the target wafer and make replica of the pattern. We indicate the system exposes line patterns of about 200 nm in width over large area. An advantage of CSEL is high resolution due to small chromatic aberration, and another advantage is potentially high throughput because the coulomb blur is small without any crossover in the electron optics. When we get sufficient current from the electron source the throughput can be more than 100 wafers/hour.
引用
收藏
页数:10
相关论文
共 10 条
[1]   A 1-1 ELECTRON STEPPER [J].
DELONG, A ;
KOLARIK, V .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1989, 7 (06) :1422-1425
[2]   Sub-30 nm resolution parallel EB lithography based on a planar type Si nanowire array ballistic electron source [J].
Kojima, A. ;
Ohyi, H. ;
Koshida, N. .
ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES, 2009, 7271
[3]   Surface Electron Emission Lithography System based on a planar type Si nanowire array ballistic electron source [J].
Kojima, A. ;
Ohta, T. ;
Ohyi, H. ;
Koshida, N. .
ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637
[4]   Sub-50 nm resolution surface electron emission lithography using nano-Si ballistic electron emitter [J].
Kojima, A. ;
Ohyi, H. ;
Koshida, N. .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2008, 26 (06) :2064-2068
[5]  
LEHMANN V, 2002, ELECTROCHEMISTRY SIL, P127
[6]   AN ELECTRON IMAGING SYSTEM FOR FABRICATION OF INTEGRATED CIRCUITS [J].
OKEEFFE, TW ;
VINE, J ;
HANDY, RM .
SOLID-STATE ELECTRONICS, 1969, 12 (11) :841-&
[8]   Low-energy electron microscopy [J].
Tromp, RM .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2000, 44 (04) :503-516
[9]  
Uno S, 2005, PHYS REV B, V72, DOI 10.1103/PhysRevB.72.035337
[10]   Present status and future prospects of LEEPL [J].
Utsumi, Takao .
MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) :738-748