Memristive Recurrent Neural Network Circuit for Fast Solving Equality-Constrained Quadratic Programming With Parallel Operation

被引:19
作者
Hong, Qinghui [1 ]
Yang, Lanxin [1 ]
Du, Sichun [1 ]
Li, Ya [2 ]
机构
[1] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Peoples R China
[2] Guangdong Polytechn Normal Univ, Sch Elect & Informat Engn, Guangzhou 510000, Guangdong, Peoples R China
基金
中国国家自然科学基金;
关键词
Transmission line matrix methods; Recurrent neural networks; Mathematical models; Real-time systems; Quadratic programming; Integrated circuit modeling; Internet of Things; Circuit design; memristor; parallel operation; quadratic programming (QP); recurrent neural network (RNN); HARDWARE IMPLEMENTATION;
D O I
10.1109/JIOT.2022.3189407
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Equality-constrained quadratic programming (QP) has been one of the most basic and typical problems in the Internet of Things domain. In big data scenarios, how to quickly and accurately solve the problem in hardware has not been realized. Therefore, in this article, a memristive recurrent neural circuit that can parallel solve the QP problem in real time is proposed. First, a new memristive synaptic array is designed that can simultaneously implement parallel reading and writing. On the basis of this structure, a new neural network circuit based on memristor is designed that can perform large-scale recursive operations by parallel methods. This circuit can solve the equality-constrained QP problem in different situations by using such real-time programmable memristor arrays processing in memory. The PSpice simulation results show that the problem can be solved with 99.8% precision. Based on practical verification, the neural circuit experiment on PCB is presented with 97.34% precision. Moreover, the circuit has good robustness under the interference of weight value. And, it has an advantage in processing time compared with FPGA.
引用
收藏
页码:24560 / 24571
页数:12
相关论文
共 37 条
[1]   Mobile Edge Computing: A Survey [J].
Abbas, Nasir ;
Zhang, Yan ;
Taherkordi, Amir ;
Skeie, Tor .
IEEE INTERNET OF THINGS JOURNAL, 2018, 5 (01) :450-465
[2]   A novel high speed Artificial Neural Network-based chaotic True Random Number Generator on Field Programmable Gate Array [J].
Alcin, Murat ;
Koyuncu, Ismail ;
Tuna, Murat ;
Varan, Metin ;
Pehlivan, Ihsan .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (03) :365-378
[3]   Exact Complexity Certification of an Early-Terminating Standard Primal Active-Set Method for Quadratic Programming [J].
Arnstrom, Daniel ;
Axehill, Daniel .
IFAC PAPERSONLINE, 2020, 53 (02) :6509-6515
[4]  
Bertsekas D.P., 2014, Constrained optimization and Lagrange multiplier methods, DOI DOI 10.1016/C2013-0-10366-2
[5]   Training a support vector machine in the primal [J].
Chapelle, Olivier .
NEURAL COMPUTATION, 2007, 19 (05) :1155-1178
[6]   Parallel Hardware Implementation of Efficient Embedding Bit Rate Control Based Contrast Mapping Algorithm for Reversible Invisible Watermarking [J].
Das, Subhajit ;
Sunaniya, Arun Kumar ;
Maity, Reshmi ;
Maity, Niladri Pratap .
IEEE ACCESS, 2020, 8 :69072-69095
[7]   Primal and dual active-set methods for convex quadratic programming [J].
Forsgren, Anders ;
Gill, Philip E. ;
Wong, Elizabeth .
MATHEMATICAL PROGRAMMING, 2016, 159 (1-2) :469-508
[8]   User allocation-aware edge cloud placement in mobile edge computing [J].
Guo, Yan ;
Wang, Shangguang ;
Zhou, Ao ;
Xu, Jinliang ;
Yuan, Jie ;
Hsu, Ching-Hsien .
SOFTWARE-PRACTICE & EXPERIENCE, 2020, 50 (05) :489-502
[9]   Parallel hardware implementation of the brain storm optimization algorithm using FPGAs [J].
Hassanein, Ahmed ;
El-Abd, Mohammed ;
Damaj, Issam ;
Rehman, Haseeb Ur .
MICROPROCESSORS AND MICROSYSTEMS, 2020, 74
[10]   Hardware implementation of real-time pedestrian detection system [J].
Helali, Abdelhamid ;
Ameur, Haythem ;
Gorriz, J. M. ;
Ramirez, J. ;
Maaref, Hassen .
NEURAL COMPUTING & APPLICATIONS, 2020, 32 (16) :12859-12871