A GA-based timing-driven placement technique

被引：0

作者：

Yoshikawa, M ^{[1
]}

Terai, H ^{[1
]}

机构：

[1] Ritsumeikan Univ, Dept VLSI Syst Design, Kyoto, Japan

来源：

ICCIMA 2005: SIXTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Deep-Sub-Micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, timing constraint has become the dominant factor in the performance of VLSI This paper discusses a novel timing driven placement technique through Genetic Algorithm. The proposed algorithm has a two-level hierarchical structure consisting of outline placement and detail placement. For selection control, new objective functions are introduced for improving interconnect delay, power consumption and chip area. Experimental result shows improvement of 5.8% for interconnect delay, 0.1% for power consumption and 0.8% for chip area.

引用

页码：74 / 79

页数：6

共 50 条

[41] Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints [J].

Lin, Zhifeng ;

Xie, Yanyue ;

Qian, Gang ;

Chen, Jianli ;

Wang, Sifei ;

Yu, Jun ;

Chang, Yao-Wen .

PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, :1564-1569

[42] Individual wire-length prediction with application to timing-driven placement [J].

Liu, QH ;

Hu, B ;

Marek-Sadowska, M .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) :1004-1014

[43] Fast Congestion-aware Timing-driven Placement for Island FPGA [J].

Zhao, Jinpeng ;

Zhou, Qiang ;

Cai, Yici .

PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, :24-27

[44] DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting [J].

Liao, Peiyu ;

Liu, Siting ;

Chen, Zhitang ;

Lv, Wenlong ;

Lin, Yibo ;

Yu, Bei .

PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, :939-944

[45] A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs [J].

Koide, T ;

Wakabayashi, S ;

Ono, M ;

Nishimaru, Y ;

Yoshida, N .

INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) :53-77

[46] OWARU: Free Space-Aware Timing-Driven Incremental Placement [J].

Jung, Jinwook ;

Nam, Gi-Joon ;

Reddy, Lakshmi ;

Jiang, Iris Hui-Ru ;

Shin, Youngsoo .

2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,

[47] Tight integration of timing-driven synthesis and placement of parallel multiplier circuits [J].

Shin, K ;

Kim, T .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) :766-775

[48] Timing-Driven Cell Placement Optimization for Early Slack Histogram Compression [J].

Huang, Chau-Chin ;

Liu, Yen-Chun ;

Lu, Yu-Sheng ;

Kuo, Yun-Chih ;

Chang, Yao-Wen ;

Kuo, Sy-Yen .

2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,

[49] An Incremental Timing-Driven Flow Using Quadratic Formulation for Detailed Placement [J].

Flach, Guilherme ;

Monteiro, Jucemar ;

Fogaca, Mateus ;

Puget, Julia ;

Butzen, Paulo ;

Johann, Marcelo ;

Reis, Ricardo .

2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, :1-6

[50] Timing-driven via placement heuristics for three-dimensional ICs [J].

Pavlidis, Vasilis F. ;

Friedman, Eby G. .

INTEGRATION-THE VLSI JOURNAL, 2008, 41 (04) :489-508

← 1 2 3 4 5 →