A GA-based timing-driven placement technique

被引：0

作者：

Yoshikawa, M ^{[1
]}

Terai, H ^{[1
]}

机构：

[1] Ritsumeikan Univ, Dept VLSI Syst Design, Kyoto, Japan

来源：

ICCIMA 2005: SIXTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Deep-Sub-Micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, timing constraint has become the dominant factor in the performance of VLSI This paper discusses a novel timing driven placement technique through Genetic Algorithm. The proposed algorithm has a two-level hierarchical structure consisting of outline placement and detail placement. For selection control, new objective functions are introduced for improving interconnect delay, power consumption and chip area. Experimental result shows improvement of 5.8% for interconnect delay, 0.1% for power consumption and 0.8% for chip area.

引用

页码：74 / 79

页数：6

共 50 条

[21] An Effective Timing-Driven Detailed Placement Algorithm for FPGAs [J].

Dhar, Shounak ;

Iyer, Mahesh A. ;

Adya, Saurabh ;

Singhal, Love ;

Rubanov, Nikolay ;

Pan, David Z. .

ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, :151-158

[22] Methods of improving rout ability in timing-driven placement [J].

Hou, WT ;

Hong, XL ;

Wu, WM ;

Cai, YC .

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, :110-113

[23] A novel net weighting algorithm for timing-driven placement [J].

Kong, T .

IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :172-176

[24] A timing-driven macro-cell placement algorithm [J].

Mo, F ;

Tabbara, A ;

Brayton, RK .

2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, :322-327

[25] Enhancing timing-driven FPGA placement for pipelined netlists [J].

Eguro, Ken ;

Hauck, Scott .

2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, :34-37

[26] Timing-Driven Detailed Placement with Unsupervised Graph Learning [J].

Lim, Dhoui ;

Park, Heechun .

2025 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE, DATE, 2025,

[27] An analytic placer for mixed-size placement and timing-driven placement [J].

Kahng, AB ;

Wang, Q .

ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :565-572

[28] Timing-Driven Global Placement by Efficient Critical Path Extraction [J].

Shi, Yunqi ;

Xu, Siyuan ;

Kai, Shixiong ;

Lin, Xi ;

Xue, Ke ;

Yuan, Mingxuan ;

Qian, Chao .

2025 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE, DATE, 2025,

[29] Fast timing-driven partitioning-based placement for island style FPGAs [J].

Maidee, P ;

Ababei, C ;

Bazargan, K .

40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, :598-603

[30] A Parallel Algorithm Based On OpenMP plus STM for FPGA Timing-Driven Placement [J].

Zhang, Jia-qi ;

Lv, Hui-juan ;

Tan, Li-bo ;

Pan, Tao-tao .

COMPUTER SCIENCE AND TECHNOLOGY (CST2016), 2017, :1185-1193

← 1 2 3 4 5 →