An exact analytical time-domain model of distributed RC interconnects for high speed nonlinear circuit applications

被引:2
作者
Lu, NL [1 ]
Hajj, IN [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
来源
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS | 1999年
关键词
D O I
10.1109/GLSV.1999.757379
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate simulation of interconnect effects is an increasingly critical step in high speed deep submicron design. With ever increasing frequency of digital/analog signals, the traditional lumped RC elements mag not be accurate Enough in modeling RC interconnects in VLSI applications due to the distributed nature of realistic interconnects. In this paper a novel analytic time-domain model for distributed RC interconnects is developed for application in nonlinear circuit simulators. The exact analytical solution is derived under the assumption of piecewise-linear signal waveforms at the two ports of the line. We have incorporated this model into a general-purpose circuit simulator using SWEC technique.
引用
收藏
页码:68 / 71
页数:4
相关论文
共 17 条
[1]   THE WAVE-FORM DEGRADATION IN VLSI INTERCONNECTIONS [J].
ABUELMA'ATTI, MT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) :1014-1016
[2]   THE MODELING OF RESISTIVE INTERCONNECTS FOR INTEGRATED-CIRCUITS [J].
ANTINONE, RJ ;
BROWN, GW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (02) :200-203
[3]   A CRITIQUE OF NETWORK SPEED IN VLSI MODELS OF COMPUTATION [J].
BILARDI, G ;
PRACCHI, M ;
PREPARATA, FP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) :696-702
[4]  
GAO DS, 1990, IEEE T CIRCUITS SYST, V31, P1
[5]  
KAHNG AB, 1994, P ACM IEEE DES AUT C, P563
[6]  
KAHNG AB, 1996, P ACM IEEEE DES AUT, P533
[7]  
KAHNG AB, 1995, TR950019 UCLA CS DEP
[8]   TAPERED DISTRIBUTED FILTERS [J].
KAUFMAN, WM ;
GARRETT, SJ .
IRE TRANSACTIONS ON CIRCUIT THEORY, 1962, CT 9 (04) :329-&
[9]   WAVEFORM DEGRADATION IN VLSI INTERCONNECTIONS [J].
KAUPP, HR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) :1150-1153
[10]   STEPWISE EQUIVALENT CONDUCTANCE CIRCUIT SIMULATION TECHNIQUE [J].
LIN, S ;
KUH, ES ;
MAREKSADOWSKA, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (05) :672-683