共 22 条
[1]
Albonesi D.H., 2000, J INSTRUCTION LEVEL, V2
[2]
ALLARM M, 2000, ACM IEEE INT S LOW P, P155
[3]
[Anonymous], P INT S LOW POW DES
[4]
Burger D, 1997, 1342 U WISC MAD COMP
[5]
Predictive sequential associative cache
[J].
SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS,
1996,
:244-253
[6]
Canal R, 2000, INT SYMP MICROARCH, P181, DOI 10.1109/MICRO.2000.898069
[7]
GHOSE K, 1999, ACM IEEE INT S LOW P, P70
[8]
Dynamic fine-grain leakage reduction using leakage-biased bitlines
[J].
29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS,
2002,
:137-147
[9]
HUANG M, 2001, ACM IEEE INT S LOW P, P10
[10]
INOUE K, 2002, ACM IEEE INT S LOW P, P148