LoBA: A Leading One Bit Based Imprecise Multiplier for Efficient Image Processing

被引:21
作者
Garg, Bharat [1 ]
Patel, Sujit Kumar [1 ]
Dutt, Sunil [2 ]
机构
[1] Thapar Inst Engn & Technol, Patiala, Punjab, India
[2] Indian Inst Informat Technol Vadodara, Vadodara, India
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2020年 / 36卷 / 03期
关键词
Approximate computing; Multiplier architectures; Quality-energy tradeoff; Error resiliency; HIGH-SPEED;
D O I
10.1007/s10836-020-05883-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Several applications such as signal processing, multimedia and big data analysis exhibit computational error tolerance. This tolerance can be exploited to achieve efficient designs by sacrificing accuracy. Therefore, approximate computing presents a new design paradigm that smashes the traditional belief of error-free computations and provides efficient design with quality metrics specific to an application. The multiplication operation significantly determines the performance of the core due to the compute intensive operation. Therefore, this paper proposes a novel leading one bit based approximate (LoBA) multiplier architecture that selects k-bits from n-bit inputs (k <= n/4) based on leading one bit (LOB) and then computes approximate product based of these small input. The accuracy is further improved by selecting next k-bits based on LOB position and considering the partial product for computing final product. Four imprecise LoBA multipliers are presented that provide trade-off between accuracy and performance. Finally, the effectiveness of the proposed architectures is shown over the existing multipliers as standalone arithmetic unit and in the application by implementing Gaussian smoothing filters. The proposed 16-bit LoBA0 and LoBA1 designs reduce power consumption by 64.2% and 32.9%, respectively over the existing multiplier architecture.
引用
收藏
页码:429 / 437
页数:9
相关论文
共 24 条
[1]  
[Anonymous], 1962, Ire Transactions on Electronic Computers, DOI DOI 10.1109/TEC.1962.5219391
[2]   An Iterative Mitchell's Algorithm Based Multiplier [J].
Babic, Zdenka ;
Avramovic, Aleksej ;
Bulic, Patricio .
ISSPIT: 8TH IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, 2008, :303-+
[3]  
Garg B, 2016, INT CONF IND INF SYS, P546, DOI 10.1109/ICIINFS.2016.8263000
[4]   ACM: An Energy-Efficient Accuracy Configurable Multiplier for Error-Resilient Applications [J].
Garg, Bharat ;
Sharma, G. K. .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (04) :479-489
[5]   A quality-aware Energy-scalable Gaussian Smoothing Filter for image processing applications [J].
Garg, Bharat ;
Sharma, G. K. .
MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 :1-9
[6]   Bit-width-aware constant-delay run-time Accuracy Programmable Adder for error-resilient applications [J].
Garg, Bharat ;
Dutt, Sunil ;
Sharma, G. K. .
MICROELECTRONICS JOURNAL, 2016, 50 :1-7
[7]  
Garg B, 2014, IEEE INT SOC CONF, P306, DOI 10.1109/SOCC.2014.6948945
[8]  
Han J, 2013, EUROSURVEILLANCE, V18, P6
[9]  
Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
[10]   SPAA-Aware 2D Gaussian Smoothing Filter Design Using Efficient Approximation Techniques [J].
Jaiswal, Ankur ;
Garg, Bharat ;
Kaushal, Vikas ;
Sharma, G. K. .
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, :333-338