An analog floating-gate node for supervised learning

被引:32
作者
Hasler, P [1 ]
Dugger, J [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
adaptive node; analog systems; floating-gate circuits; least mean square (LMS); supervised learning;
D O I
10.1109/TCSI.2005.846663
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an improved analog floating-gate pFET synapse that implements a supervised learning algorithm similar to the least mean square (LMS) learning rule. Weight decay plays a key role in several learning rules; this floating-gate synapse exhibits this behavior. We examine implications of the weight decay appearing in the correlation learning rule realized in. the floating-gate synapse and provide experimental data characterizing the synapse and its performance in one-input and two-input LMS networks. Analog floating-gate synapses will enable larger-scale, on-chip learning networks than previously possible.
引用
收藏
页码:834 / 845
页数:12
相关论文
共 30 条
  • [1] Adil F, 2003, 2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, P190
  • [2] Allen PhillipE., 2002, CMOS ANALOG CIRCUIT, V2nd
  • [3] Floating gate memories for pulse-stream neural networks
    Buchan, LW
    Murray, AF
    Reekie, HM
    [J]. ELECTRONICS LETTERS, 1997, 33 (05) : 397 - 399
  • [4] ANALYSIS AND VERIFICATION OF AN ANALOG VLSI INCREMENTAL OUTER-PRODUCT LEARNING-SYSTEM
    CAUWENBERGHS, G
    NEUGEBAUER, CF
    YARIV, A
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (03): : 488 - 497
  • [5] CAUWENBERGHS G, 1994, IEEE J SOLID-ST CIRC, V29, P827
  • [6] A 531 nW/MHz, 128x32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity
    Chawla, R
    Bandyopadhyay, A
    Srinivasan, V
    Hasler, P
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 651 - 654
  • [7] Clarkson P. M., 1993, OPTIMAL ADAPTIVE SIG
  • [8] CURRENT-MODE SUBTHRESHOLD MOS IMPLEMENTATION OF THE HERAULT-JUTTEN AUTOADAPTIVE NETWORK
    COHEN, MH
    ANDREOU, AG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (05) : 714 - 727
  • [9] CZARNUL Z, 1986, IEEE T CIRCUITS CAS, V33, P277
  • [10] DUFFY C, 2001, J COMPUTATIONAL ELEC, V2, P317