MEMS wafer-level packaging with conductive vias and wafer bonding

被引:0
|
作者
Yun, C. H.
Martin, J. R.
Chen, T.
Davis, D.
机构
关键词
wafer level package; through wafer via; thermo-compression bonding;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Micromachined accelerometers were packaged at wafer-level using both via-last and via-first approaches. In the via-last approach, a through-hole etched cap wafer was bonded to a micromachined device wafer using glass frit. Interconnections from the bond pads on the device wafer to the top of the cap wafer were made through the holes using sputter-deposition of metals. The bonded pair was then solder bumped, and diced for individually packaged devices. In the via-first approach, the cap wafer vias were filled by poly-crystalline silicon before bonding. After the Al to Al thermo-compression bonding of the cap and MEMS wafers, the vias were exposed by back-grinding. The exposed vias were then redistributed and solder-bumped. The wafer-level packaged three-axis accelerometer demonstrated the same functionality as production accelerometers when it was probed in wafer form as well as when it was mounted on a board.
引用
收藏
页数:2
相关论文
共 50 条
  • [31] RF-MEMS wafer-level packaging using through-wafer interconnect
    Tian, J.
    Sosin, S.
    Iannacci, J.
    Gaddi, R.
    Bartek, M.
    SENSORS AND ACTUATORS A-PHYSICAL, 2008, 142 (01) : 442 - 451
  • [32] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Dragoi, Viorel
    Pabo, Eric
    Burggraf, Juergen
    Mittendorfer, Gerald
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
  • [33] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Viorel Dragoi
    Eric Pabo
    Jürgen Burggraf
    Gerald Mittendorfer
    Microsystem Technologies, 2012, 18 : 1065 - 1075
  • [34] Wafer-level packaging and test
    Gilg, Larry
    Advanced Packaging, 2002, 11 (11): : 35 - 38
  • [35] Low-Cost Wafer-Level Vacuum Packaging for MEMS
    Roland Gooch
    Thomas Schimert
    MRS Bulletin, 2003, 28 : 55 - 59
  • [36] A Novel Alignment Technique in Wafer-Level Packaging of MEMS Components
    Hamedi, M.
    Vismeh, M.
    Salimi, P.
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4564 - 4571
  • [37] Low-cost wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    MRS BULLETIN, 2003, 28 (01) : 55 - 59
  • [38] Wafer-Level Packaging of Aluminum Nitride RF MEMS Filters
    Henry, M. David
    Young, Travis
    Hollowell, Andrew E.
    Eichenfield, Matt
    Olsson, Roy H., III
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1331 - 1337
  • [39] Wafer-Level Vacuum Sealing for Packaging of Silicon Photonic MEMS
    Joa, Gaehun
    Edinger, Pierre
    Bleiker, Simon J.
    Wang, Xiaojing
    Takabayashi, Alain Yuji
    Sattari, Hamed
    Quack, Niels
    Jezzini, Moises
    Verheyen, Peter
    Stemme, Goran
    Bogaerts, Wim
    Gylfason, Kristinn B.
    Niklaus, Frank
    SILICON PHOTONICS XVI, 2021, 11691
  • [40] Wafer-level packaging update
    Demmin, JC
    SOLID STATE TECHNOLOGY, 2003, 46 (11) : 34 - +