MEMS wafer-level packaging with conductive vias and wafer bonding

被引:0
|
作者
Yun, C. H.
Martin, J. R.
Chen, T.
Davis, D.
机构
关键词
wafer level package; through wafer via; thermo-compression bonding;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Micromachined accelerometers were packaged at wafer-level using both via-last and via-first approaches. In the via-last approach, a through-hole etched cap wafer was bonded to a micromachined device wafer using glass frit. Interconnections from the bond pads on the device wafer to the top of the cap wafer were made through the holes using sputter-deposition of metals. The bonded pair was then solder bumped, and diced for individually packaged devices. In the via-first approach, the cap wafer vias were filled by poly-crystalline silicon before bonding. After the Al to Al thermo-compression bonding of the cap and MEMS wafers, the vias were exposed by back-grinding. The exposed vias were then redistributed and solder-bumped. The wafer-level packaged three-axis accelerometer demonstrated the same functionality as production accelerometers when it was probed in wafer form as well as when it was mounted on a board.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Research on Wafer-Level MEMS Packaging with Through-Glass Vias
    Yang, Fan
    Han, Guowei
    Yang, Jian
    Zhang, Meng
    Ning, Jin
    Yang, Fuhua
    Si, Chaowei
    MICROMACHINES, 2019, 10 (01)
  • [2] Low temperature bonding process for wafer-level MEMS packaging
    Wei, J
    Wong, CK
    Lee, LC
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
  • [3] Challenges of Wafer-Level MEMS Packaging
    Schuler-Watkins, Sebastian
    Reichenbach, Ralf
    Hansen, Uwe
    2015 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2015,
  • [4] Wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    McCardel, W
    Ritchey, B
    Gilmour, D
    Koziarz, W
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2295 - 2299
  • [5] Wafer-level packaging technology for MEMS
    Mirza, AR
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 113 - 119
  • [6] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [7] Trends in Wafer-level Packaging of MEMS: MEMS Packaging Solutions
    Baert, K.
    De Moor, P.
    Tilmans, H.
    John, J.
    Witvrouw, A.
    Van Hoof, C.
    Beyne, E.
    Advanced Packaging, 2004, 13 (04): : 25 - 27
  • [8] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [9] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [10] Ceramic via wafer-level packaging for MEMS
    Heck, John M.
    Arana, Leonel R.
    Read, Bill
    Dory, Thomas S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1069 - 1074