Hardware implementation of a neural vision system based on a neural network using integrated and fire neurons

被引：1

作者：

Gonzalez, M. ^{[1
]}

Lamela, H. ^{[1
]}

Jimenez, M. ^{[1
]}

Gimeno, J. ^{[1
]}

Ruiz-Llata, M. ^{[1
]}

机构：

[1] Univ Carlos III Madrid, Dpto Tecnol Elect, Madrid 28911, Spain

来源：

INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V | 2007年 / 6576卷

关键词：

address event representation; pulse coupled neural network (PCNN); optoelectronic neural processor; vision system;

D O I：

10.1117/12.723364

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper we present the scheme for a control circuit used in an image processing system which is to be implemented in a neural network which has a high level of connectivity and reconfiguration of neurons for integration and trigger based on the Address-Event Representation. This scheme will be employed as a pre-processing stage for a vision system which employs as its core processing an Optical Broadcast Neural Network (OBNN). [Optical Engineering letters 42 (9), 2488(2003)]. The proposed vision system allows the possibility to introduce patterns from any acquisition system of images, for posterior processing.

引用

页数：16

共 50 条

[41] A hardware implementation of neural network for the recognition of printed numerals
Masmoudi, M
Samet, M
Taktak, F
Alimi, AM
ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 113 - 116
[42] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
Yang, Zhi-gang
Qian, Jun-lei
INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
[43] A Modularization Hardware Implementation Approach for Artificial Neural Network
Wang, Tong
Wang, Lianming
PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 670 - 675
[44] Bisection Neural Network Toward Reconfigurable Hardware Implementation
Chen, Yan
Zhang, Renyuan
Kan, Yirong
Yang, Sa
Nakashima, Yasuhiko
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024, 35 (03) : 3663 - 3673
[45] Hardware implementation of a pulse-stream neural network
Haycock, RJ
York, TA
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (03): : 141 - 147
[46] Hardware Implementation Design of Analog Sorting Neural Network
Tymoshchuk, Pavlo V.
Shatnyi, Sergiy V.
2015 XXTH IEEE INTERNATIONAL SEMINAR/WORKSHOP ON DIRECT AND INVERSE PROBLEMS OF ELECTROMAGNETIC AND ACOUSTIC WAVE THEORY, 2015, : 168 - 171
[47] A Hardware Implementation Method of the Aihara Chaotic Neural Network
Xu, Guizhi
Yang, Zhao
Luo, Jie
2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1118 - 1121
[48] Digital hardware implementation of a neural network used for classification
Faiedh, H
Gafsi, Z
Torki, K
Besbes, K
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 551 - 554
[49] Modified probabilistic neural network hardware implementation schemes
Zaknich, A
Attikiouzel, Y
1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 167 - 172
[50] Weight Quantization in Spiking Neural Network for Hardware Implementation
Sulaiman, Muhammad Bintang Gemintang
Juang, Kai-Cheung
Lu, Chih-Cheng
2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,

← 1 2 3 4 5 →