Hardware implementation of a neural vision system based on a neural network using integrated and fire neurons

被引：1

作者：

Gonzalez, M. ^{[1
]}

Lamela, H. ^{[1
]}

Jimenez, M. ^{[1
]}

Gimeno, J. ^{[1
]}

Ruiz-Llata, M. ^{[1
]}

机构：

[1] Univ Carlos III Madrid, Dpto Tecnol Elect, Madrid 28911, Spain

来源：

INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V | 2007年 / 6576卷

关键词：

address event representation; pulse coupled neural network (PCNN); optoelectronic neural processor; vision system;

D O I：

10.1117/12.723364

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper we present the scheme for a control circuit used in an image processing system which is to be implemented in a neural network which has a high level of connectivity and reconfiguration of neurons for integration and trigger based on the Address-Event Representation. This scheme will be employed as a pre-processing stage for a vision system which employs as its core processing an Optical Broadcast Neural Network (OBNN). [Optical Engineering letters 42 (9), 2488(2003)]. The proposed vision system allows the possibility to introduce patterns from any acquisition system of images, for posterior processing.

引用

页数：16

共 50 条

[21] Hardware Aspects of Parallel Neural Network Implementation
Kouretas, I
Paliouras, V
2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,
[22] Quality evaluation of chickpeas using an artificial neural network integrated computer vision system
Cakmak, Yusuf Serhad
Boyaci, Ismail Hakki
INTERNATIONAL JOURNAL OF FOOD SCIENCE AND TECHNOLOGY, 2011, 46 (01): : 194 - 200
[23] Quality evaluation of chickpeas using an artificial neural network integrated computer vision system
Department of Food Engineering, Hacettepe University, Beytepe 06800, Ankara, Turkey
Int. J. Food Sci. Technol., 1 (194-200):
[24] Hardware implementation of a neural network based robust sensor fault accommodation system in flight control system
Singh, Seema
Abhijit, M.
Pratham, B. S.
Chirag, P. T.
Abhinav, A.
2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2017, : 962 - 966
[25] Hardware implementation of neural network with Sigmoidal activation functions using CORDIC
Tiwari, Vipin
Khare, Nilay
MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (06) : 373 - 381
[26] A networked FPGA-based hardware implementation of a neural network application
Restrepo, HF
Hoffmann, R
Perez-Uribe, A
Teuscher, C
Sanchez, E
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 337 - 338
[27] A hardware implementation of a dynamically adjustable Block-Based Neural Network
Liu, SY
Peterson, GD
Kong, SG
ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 203 - 208
[28] Towards Hardware Implementation of Neural Network-based Communication Algorithms
Aoudia, Faycal Ait
Hoydis, Jakob
2019 IEEE 20TH INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS (SPAWC 2019), 2019,
[29] Porting A Convolutional Neural Network For Stereo Vision In Hardware
Sotiropoulos, Od G.
Economou, P. K.
2020 25TH INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION (ICPR), 2021, : 1313 - 1320
[30] Deep Neural Network Hardware Implementation Based on Stacked Sparse Autoencoder
Coutinho, Maria G. F.
Torquato, Matheus F.
Fernandes, Marcelo A. C.
IEEE ACCESS, 2019, 7 : 40674 - 40694

← 1 2 3 4 5 →