Hardware implementation of a neural vision system based on a neural network using integrated and fire neurons

被引：1
|
作者：
Gonzalez, M. [1 ]
Lamela, H. [1 ]
Jimenez, M. [1 ]
Gimeno, J. [1 ]
Ruiz-Llata, M. [1 ]
机构：
[1] Univ Carlos III Madrid, Dpto Tecnol Elect, Madrid 28911, Spain
来源：
INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V | 2007年 / 6576卷
关键词：
address event representation; pulse coupled neural network (PCNN); optoelectronic neural processor; vision system;
D O I：
10.1117/12.723364
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper we present the scheme for a control circuit used in an image processing system which is to be implemented in a neural network which has a high level of connectivity and reconfiguration of neurons for integration and trigger based on the Address-Event Representation. This scheme will be employed as a pre-processing stage for a vision system which employs as its core processing an Optical Broadcast Neural Network (OBNN). [Optical Engineering letters 42 (9), 2488(2003)]. The proposed vision system allows the possibility to introduce patterns from any acquisition system of images, for posterior processing.
引用
收藏
页数：16
相关论文
共 50 条
  • [1] Design and implementation of a vision system using a neural network classifier
    Blankenship, B
    Alouani, AT
    PROCEEDINGS OF THE TWENTY-NINTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1997, : 29 - 33
  • [2] Neural network implementation in hardware using FPGAs
    Sahin, Suhap
    Becerikli, Yasar
    Yazici, Suleyman
    NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1105 - 1112
  • [3] Epilepsy Identification System with Neural Network Hardware Implementation
    Tsou, Chieh
    Liao, Chi-Chung
    Lee, Shuenn-Yuh
    2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), 2019, : 163 - 166
  • [4] Hardware implementation of a wavelet neural network using FPGAs
    Karabiyik, Ali
    Savran, Aydogan
    NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1095 - 1104
  • [5] Hardware implementation of a convolutional neural network using calculations in the residue number system
    Chervyakov, N. I.
    Lyakhov, P. A.
    Nagornov, N. N.
    Valueva, M. V.
    Valuev, G. V.
    COMPUTER OPTICS, 2019, 43 (05) : 857 - 868
  • [6] Method for Convolutional Neural Network Hardware Implementation Based on a Residue Number System
    M. Valueva
    G. Valuev
    M. Babenko
    A. Tchernykh
    J. M. Cortes-Mendoza
    Programming and Computer Software, 2022, 48 : 735 - 744
  • [7] Design and Hardware Implementation of Image Recognition System Based on Improved Neural Network
    Wei Dong
    Dong Bochen
    Liu Yiqing
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (07) : 1828 - 1833
  • [8] Implementation of a large scale hardware neural network system based on stochastic logic
    Momoi, A
    Akimoto, S
    Sato, S
    Nakajima, K
    2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 2671 - 2675
  • [9] FPGA Hardware Implementation and Optimization for Neural Network based Chaotic System Design
    Schmitz, Jesse
    Zhang, Lei
    HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
  • [10] Method for Convolutional Neural Network Hardware Implementation Based on a Residue Number System
    Valueva, M.
    Valuev, G.
    Babenko, M.
    Tchernykh, A.
    Cortes-Mendoza, J. M.
    PROGRAMMING AND COMPUTER SOFTWARE, 2022, 48 (08) : 735 - 744
12345