A low-power SiGe tunable Synchronous Oscillator for UMTS downlink

被引：0

作者：

Bégueret, JB ^{[1
]}

Taris, T ^{[1
]}

Lapuyade, H ^{[1
]}

Deval, Y ^{[1
]}

机构：

[1] Univ Bordeaux 1, IXL Lab, Bordeaux, France

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2003年 / E86C卷 / 08期

关键词：

synchronous oscillator; frequency synthesis; UMTS; SiGe technology;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra-low power 4.3 GHz Synchronous Oscillator (SO) is presented, integrated in a 0.25 mum BiCMOS SiGe technology, to act as the RF loop of an UMTS double-loop synthesizer. This SO is tunable in order to counteract technology discrepancies. Hence, the synchronization range is smaller, reducing unwanted synchronization and improving the frequency generation accuracy. This 1.8V SO provides a -115dBc/Hz phase noise at 100 kHz offset, consuming only 3.6 mW.

引用

页码：1422 / 1426

页数：5

共 11 条

[1]

Allen PhillipE., 2002, CMOS ANALOG CIRCUIT, V2nd

[2]

Best R.E, 1984, PHASE LOCKED LOOP

[3] HiperLAN 5.4-GHz low-power CMOS synchronous oscillator [J].

Deval, Y ;

Bégueret, JB ;

Spataro, A ;

Fouillat, P ;

Belot, D ;

Badets, F .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2001, 49 (09) :1525-1530

[4]

DEVAL Y, 2000, IEEE AS PAC MICR C A, P783

[5]

FENK J, 1999, P EUR SOL STAT C ESS, P11

[6] RF-CMOS oscillators with switched tuning [J].

Kral, A ;

Behbahani, F ;

Abidi, AA .

IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, :555-558

[7]

LEE TH, 1998, DESIGN CMOS RAD FREQ

[8] SI IC-COMPATIBLE INDUCTORS AND LC PASSIVE FILTERS [J].

NGUYEN, NM ;

MEYER, RG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) :1028-1031

[9] A VLSI CMOS delay oriented waveform converter for polyphase frequency synthesizer [J].

Spataro, A ;

Deval, Y ;

Bégueret, JB ;

Fouillat, P ;

Belot, D .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :336-341

[10]

TARIS T, 2001, IEEE DES CIRC INT SY, P474

← 1 2 →