Leakage power in optimization with dual-Vth library high-level synthesis

被引：0
|
作者：
Tang, XY [1 ]
Zhou, H [1 ]
Banerjee, P [1 ]
机构：
[1] Magma Design Automat Inc, Santa Clara, CA 95054 USA
来源：
42nd Design Automation Conference, Proceedings 2005 | 2005年
关键词：
leakage power; high-level synthesis; dual-V-th optimization;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we address the problem of module selection during high-level synthesis. We present a heuristic algorithm for leakage power optimization based on the maximum weight independent set problem. A dual threshold voltage (V-th) technique is used to reduce leakage energy consumption in a data flow graph. Experiments are performed on a data-path dominated test suite of six benchmarks. Our approach achieves an average of 70.9% leakage power reduction, which is very close to the optimal results from an Integer Linear Programming approach.
引用
收藏
页码：202 / 207
页数：6
相关论文
共 50 条
  • [1] Low Power Scheduling in High-level Synthesis using Dual-Vth Library
    Ghandali, Samaneh
    Alizadeh, Bijan
    Navabi, Zainalabedin
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 502 - 506
  • [2] Probabilistic dual-Vth leakage optimization under variability
    Davoodi, A
    Srivastava, A
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 143 - 148
  • [3] Behavioral Level Dual-Vth Design for Reduced Leakage Power with Thermal Awareness
    Yu, Junbo
    Zhou, Qiang
    Qu, Gang
    Bian, Jinian
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1261 - 1266
  • [4] Statistical optimization of leakage power considering process variations using Dual-Vth and sizing
    Srivastava, A
    Sylvester, D
    Blaauw, D
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 773 - 778
  • [5] Leakage power reduction by dual-Vth designs under probabilistic analysis of Vth variation
    Liu, M
    Wang, WS
    Orshansky, M
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 2 - 7
  • [6] Leakage power reduction in dual-Vdd and dual-Vth designs through probabilistic analysis of Vth variation
    Oruganti, A
    Ranganathan, N
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 766 - 769
  • [7] A Unified Scheduling Approach for Power and Resource Optimization With Multiple Vdd or/and Vth in High-Level Synthesis
    Hao, Cong
    Wang, Nan
    Yoshimura, Takeshi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2030 - 2043
  • [8] Dual-Vth Leakage Reduction with Fast Clock Skew Scheduling Enhancement
    Tie, Meng
    Dong, Haiying
    Wang, Tong
    Cheng, Xu
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 520 - 525
  • [9] ULS: A Dual-Vth/High-κ Nano-CMOS Universal Level Shifter for System-Level Power Management
    Mohanty, Saraju P.
    Pradhan, Dhiraj K.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2010, 6 (02)
  • [10] Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Hao, Cong
    Zhang, Haoran
    Yoshimura, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (04) : 940 - 951
12345