共 35 条
- [11] Bigou K., 2014, THESIS
- [12] Single Base Modular Multiplication for Efficient Hardware RNS Implementations of ECC [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2015, 2015, 9293 : 123 - 140
- [13] Bigou K, 2013, LECT NOTES COMPUT SC, V8086, P233, DOI 10.1007/978-3-642-40349-1_14
- [14] SYSTOLIC VLSI ARRAYS FOR POLYNOMIAL GCD COMPUTATION [J]. IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 731 - 736
- [15] On-the-Fly Multi-Base Recoding for ECC Scalar Multiplication without Pre-Computations [J]. 2013 21ST IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2013, : 219 - 228
- [16] Cheung RCC, 2011, LECT NOTES COMPUT SC, V6917, P421, DOI 10.1007/978-3-642-23951-9_28
- [17] Ciet M, 2003, PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, P806
- [18] Crandall Richard E., 1992, Worldwide Applications for Publication, Patent No. [5159632, 5150969A, 5150969]