Digital Timing Error Calibration of Time-Interleaved ADC with Low Sample Rate

被引:0
|
作者
Neitola, Marko [1 ]
机构
[1] Univ Oulu, ITEE CAS Grp, Oulu, Finland
来源
2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) | 2020年
基金
芬兰科学院;
关键词
time-interleaving; ADC; mismatch calibration; CONVERTER;
D O I
10.1109/norcas51424.2020.9264991
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work suggests a novel procedure of calibrating timing mismatch of time-interleaved Analog-to-Digital conversion. Here, the timing mismatch calibration and compensation are both performed digitally. The proposed method is simple and it is able to find timing errors below the Nyquist rate of the individual analog-to-digital converter. Moreover, the method can be easily modified for digital gain error calibration.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] A new approach for digital calibration of timing-mismatch in four-channels time-interleaved analog-to-digital converters
    Majdinasab, E.
    Farshidi, E.
    JOURNAL OF INSTRUMENTATION, 2014, 9
  • [32] Enabling Fine Sample Rate Settings in DSOs with Time-Interleaved ADCs
    D'Arco, Mauro
    Napoli, Ettore
    Zacharelos, Efstratios
    Angrisani, Leopoldo
    Strollo, Antonio Giuseppe Maria
    SENSORS, 2022, 22 (01)
  • [33] Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) : 1373 - 1383
  • [34] A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI
    Chen, Vanessa H. -C.
    Pileggi, Lawrence
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2891 - 2901
  • [35] A Novel Clock circuit used in Time-Interleaved ADC
    Shen, Xiaofeng
    Li, Liang
    Xu, Mingyuan
    Chen, Xi
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING, 2015, 27 : 930 - 933
  • [36] A Novel Autocorrelation-Based Timing Mismatch Calibration Strategy in Time-Interleaved ADCs
    Wang, Xiao
    Li, Fule
    Wang, Zhihua
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1490 - 1493
  • [37] Frequency Response Mismatch Calibration in Generalized Time-Interleaved Systems
    Pan, Zhixiang
    Ye, Peng
    Yang, Kuojun
    Huang, Wuhuang
    Zhao, Yu
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71
  • [38] Subsampling Models of Bandwidth Mismatch for Time-Interleaved Converter Calibration
    Monsurro, Pietro
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) : 957 - 961
  • [39] A 12-GS/s81-mW 5-bit Time-Interleaved Flash ADC with Background Timing Skew Calibration
    El-Chammas, Manar
    Murmann, Boris
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 157 - 158
  • [40] A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs
    Sadeque Reza Khan
    Adnan Ahmed Hashmi
    GoangSeog Choi
    Circuits, Systems, and Signal Processing, 2017, 36 : 3303 - 3319