Digital Timing Error Calibration of Time-Interleaved ADC with Low Sample Rate

被引：0
|
作者：
Neitola, Marko [1 ]
机构：
[1] Univ Oulu, ITEE CAS Grp, Oulu, Finland
来源：
2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) | 2020年
基金：
芬兰科学院;
关键词：
time-interleaving; ADC; mismatch calibration; CONVERTER;
D O I：
10.1109/norcas51424.2020.9264991
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work suggests a novel procedure of calibrating timing mismatch of time-interleaved Analog-to-Digital conversion. Here, the timing mismatch calibration and compensation are both performed digitally. The proposed method is simple and it is able to find timing errors below the Nyquist rate of the individual analog-to-digital converter. Moreover, the method can be easily modified for digital gain error calibration.
引用
收藏
页数：7
相关论文
共 50 条
  • [1] Timing error calibration in time-interleaved ADC by sampling clock phase adjustment
    Liu, Zheng
    Honda, Kazutaka
    Furuta, Masanori
    Kawahito, Shoji
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 1179 - +
  • [2] Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration
    Guo, Mingqiang
    Sin, Sai-Weng
    Seng-Pan, U.
    Martins, R. P.
    2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 113 - 116
  • [3] "Split ADC" Calibration for All-Digital Correction of Time-Interleaved ADC Errors
    McNeill, John A.
    David, Christopher
    Coln, Michael
    Croughwell, Rosa
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 344 - 348
  • [4] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [5] All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters
    Chen, Shuai
    Wang, Luke
    Zhang, Hong
    Murugesu, Rosanah
    Dunwell, Dustin
    Carusone, Anthony Chan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (09) : 2552 - 2560
  • [6] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
    Abbaszadeh, Asgar
    Aghdam, Esmaeil N.
    Rosado-Munoz, Alfredo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 299 - 310
  • [7] A Charge Pump Based Timing-Skew Calibration for Time-Interleaved ADC
    Zhang, Peng
    Chen, Zhijie
    Wei, He-Gong
    Sin, Sai-Weng
    U, Seng-Pan
    Wang, Zhihua
    Martins, Rui Paulo
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [8] An efficient digital calibration technique for timing mismatch in time-interleaved ADCs
    Chen Hongmei
    Jian Maochen
    Yin Yongsheng
    Lin Fujiang
    Cui Qing
    IEICE ELECTRONICS EXPRESS, 2016, 13 (13):
  • [9] Adaptive Blind Calibration of Gain and Timing Mismatches in a Time-Interleaved ADC - A Performance Analysis
    Saleem, Shahzad
    2012 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2012, : 2672 - 2677
  • [10] A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs
    Yin, Yong-Sheng
    Liu, Liu
    Chen, Hong-Mei
    Deng, Hong-Hui
    Meng, Xu
    Wu, Jing-Sheng
    Wang, Zhong-Feng
    IEICE ELECTRONICS EXPRESS, 2019, 16 (19):
12345