Analog Architecture Complexity Theory Empowering Ultra-Low Power Configurable Analog and Mixed Mode SoC Systems

被引:18
作者
Hasler, Jennifer [1 ]
机构
[1] Georgia Inst Technol, Elect & Comp Engn ECE, Atlanta, GA 30332 USA
关键词
FPAA; analog computing; analog architecture complexity;
D O I
10.3390/jlpea9010004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This discussion develops a theoretical analog architecture framework similar to the well developed digital architecture theory. Designing analog systems, whether small or large scale, must optimize their architectures for energy consumption. As in digital systems, a strong architecture theory, based on experimental results, is essential for these opportunities. The recent availability of programmable and configurable analog technologies, as well as the start of analog numerical analysis, makes considering scaling of analog computation more than a purely theoretical interest. Although some aspects nicely parallel digital architecture concepts, analog architecture theory requires revisiting some of the foundations of parallel digital architectures, particularly revisiting structures where communication and memory access, instead of processor operations, that dominates complexity. This discussion shows multiple system examples from Analog-to-Digital Converters (ADC) to Vector-Matrix Multiplication (VMM), adaptive filters, image processing, sorting, and other computing directions.
引用
收藏
页数:38
相关论文
共 73 条
  • [1] Allen P., 2002, CMOS ANALOG CIRCUIT, VSecond
  • [2] [Anonymous], 1992, An introduction to parallel algorithms
  • [3] [Anonymous], 2005, Brain and Visual Perception: The Story of a 25-Year Collaboration
  • [4] [Anonymous], 2007, PROCESSOR DESIGN SYS
  • [5] MATIA:: A programmable 80 μW/frame CMOS block matrix transform imager architecture
    Bandyopadhyay, A
    Lee, J
    Robucci, RW
    Hasler, P
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 663 - 672
  • [6] Banerjee U, 2018, ISSCC DIG TECH PAP I, P42, DOI 10.1109/ISSCC.2018.8310174
  • [7] Bankman D, 2018, ISSCC DIG TECH PAP I, P222, DOI 10.1109/ISSCC.2018.8310264
  • [8] Offset compensation in flash ADCS using floating-gate circuits
    Brady, P
    Hasler, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6154 - 6157
  • [9] Brent R. P., 1991, Numerical Linear Algebra, Digital Signal Processing and Parallel Algorithms. Proceedings of the NATO Advanced Study Institute, P93
  • [10] A Learning-Enabled Neuron Array IC Based Upon Transistor Channel Models of Biological Phenomena
    Brink, Stephen
    Nease, Stephen
    Hasler, Paul
    Ramakrishnan, Shubha
    Wunderlich, Richard
    Basu, Arindam
    Degnan, Brian
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2013, 7 (01) : 71 - 81