A novel approach to extract accurate design parameters of PiN diode

被引:13
作者
Ben Salah, Tarek
Ghedira, Sami
Garrab, Hatem
Morel, Herve
Riseletto, Damien
Besbes, Kamel
机构
[1] Microelect & Instrumentat Lab, Sci Fac Monastir, Monastir 5019, Tunisia
[2] Ctr Genie Elect Lyon, F-69621 Villeurbanne, France
关键词
numerical modelling; parameter extraction; PiN diode; circuit simulation;
D O I
10.1002/jnm.646
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Accurate modelling of PiN diode transient behaviour is necessary to extract design parameters which are not documented in datasheets. To meet this requirement, this paper introduces a novel approach giving the possibility to identify accurate parameters of a given device. The used technique is based only on two stages. First, the design parameters are initialized and optimized. Second, they are refined by minimizing the cost function which depends on the transient switching parameters (I-RM, V-RM and t(rr)). With a simple and CPU time-saving approach this technique leads to extract design parameters without necessarily knowing the exact technological architecture of the PiN diode. Moreover, in order to validate the proposed approach and the parameter extraction procedure three commercial diodes are tested. A good agreement between experimental and simulation data is obtained. Copyright (C) 2007 John Wiley & Sons, Ltd.
引用
收藏
页码:283 / 297
页数:15
相关论文
共 31 条
[1]  
Allard B, 2003, IEEE POWER ELECTRON, P1220
[2]   Choosing a thermal model for electrothermal simulation of power semiconductor devices [J].
Ammous, A ;
Ghedira, S ;
Allard, B ;
Morel, H ;
Renault, D .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1999, 14 (02) :300-307
[3]  
ANTONIO G, 1997, IEEE T POWER ELECTR, V12, P12
[4]  
BALIGA BJ, 1987, MODERN POWER DEVICES
[5]   A novel design approach for the epitaxial layer for 4H-SiC and 6H-SiC power bipolar devices [J].
Ben Salah, Tarek ;
Garrab, Hatem ;
Ghedira, Sami ;
Allard, Bruno ;
Risaletto, Damien ;
Raynaud, Christophe ;
Besbes, Kamel ;
Morel, Herve .
SUPERLATTICES AND MICROSTRUCTURES, 2006, 40 (4-6) :580-587
[6]   Experimental analysis of punch-through conditions in power P-I-N diodes [J].
Ben Salah, Tarek ;
Buttay, Cyril ;
Allard, Bruno ;
Morel, Herve ;
Ghedira, Sami ;
Besbes, Kamel .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (01) :13-20
[7]   OCVD carrier lifetime in P+NN+ diode structures with axial carrier lifetime gradient [J].
Benda, V ;
Cerník, M ;
Papez, V .
MICROELECTRONICS JOURNAL, 2006, 37 (03) :217-222
[8]   MODELING AN INSULATED GATE BIPOLAR-TRANSISTOR USING BOND GRAPH TECHNIQUES [J].
BESBES, K .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 1995, 8 (01) :51-60
[9]  
CHER M, 1999, IEEE T IND ELECTRON, V46, P637
[10]   HIGH-SPEED NON-LINEAR CIRCUIT MODELS FOR P-N-JUNCTION DIODES [J].
CHUA, LO ;
CHANG, CC .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1988, 16 (02) :157-190