Phase Locked Loop with DC-Offset Removal for Grid Synchronization

被引:0
|
作者
Smadi, Issam A. [1 ]
Issa, Mohammad Bany [1 ]
机构
[1] Jordan Univ Sci & Technol, Elect Engn Dept, Irbid 22110, Jordan
来源
45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019) | 2019年
关键词
DC-offset elimination; phase locked loop; small signal model;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper proposes an efficient and simple solution for grid synchronization adopting a phase angle correction in the conventional synchronous reference frame (SRF) phase locked loop (PLL) with its small single model and stability analysis. The proposed method is computationally simple and capable of DC-offset rejection and perfectly synchronizing with the grid. The proposed method is compared with another powerful PLL method showing promising results.
引用
收藏
页码:4669 / 4673
页数:5
相关论文
共 50 条
  • [1] Grid-Connected Renewable Energy Sources: A New Approach for Phase-Locked Loop with DC-Offset Removal
    Issa, Mohammad A. Bany A.
    Al Muala, Zaid A.
    Bugallo, Pastora M. Bello M.
    SUSTAINABILITY, 2023, 15 (12)
  • [2] DC-Offset Elimination Method for Grid-Connected Phase-Locked Loop by Modified DSC
    Hui N.-M.
    Wang D.-Z.
    Li Y.-L.
    Hui, Nan-Mu (huinanmu@126.com), 2018, Northeast University (39): : 1526 - 1531
  • [3] Phase-locked loop with DC ? offset removal for single-phase grid-connected converters
    Smadi, Issam A.
    Fawaz, Bayan H. Bany
    ELECTRIC POWER SYSTEMS RESEARCH, 2021, 194
  • [4] DC-offset elimination method for grid synchronisation
    Li, Yunlu
    Wang, Dazhi
    Ning, Yi
    Hui, Nanmu
    ELECTRONICS LETTERS, 2017, 53 (05) : 335 - 336
  • [5] A Grid Synchronization PLL With Accurate Extraction Technique of Positive/Negative Sequences and DC-Offset Under Frequency Drift
    Mellouli, Mohamed
    Hamouda, Mahmoud
    Ahmed, Hafiz
    Slama, Jaleleddine Ben Hadj
    Al-Haddad, Kamal
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73 : 1 - 11
  • [6] Single-Phase Phase-Locked Loop for DC Offset and Harmonic Interference
    Zeng J.
    Cen D.
    Chen R.
    Liu J.
    Liu, Junfeng (aujfliu@scut.edu.cn), 1600, China Machine Press (36): : 3504 - 3515
  • [7] A Phase-Locked Loop With Inherent DC Offset Rejection for Single-Phase Applications
    Smadi, Issam A.
    Altabbal, Haya
    Fawaz, Bayan H. Bany
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (01) : 200 - 209
  • [8] Phase locked loop and synchronization methods for grid-interfaced converters: a review
    Guo, Xiao-Qiang
    Wu, Wei-Yang
    Gu, He-Rong
    PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (04): : 182 - 187
  • [9] Analysis of optimized phase locked loop for grid synchronization of solar PV system under grid disturbances
    Jalan, Subham Kumar
    Babu, B. Chitti
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (12) : 5840 - 5858
  • [10] Grid Synchronization Phase-Locked Loop Strategy for Unbalance and Harmonic Distortion Conditions
    Chaoui H.
    Okoye O.
    Khayamy M.
    Journal of Control, Automation and Electrical Systems, 2016, 27 (04) : 463 - 471